




Typical Applications

The HMC698LP5(E) is ideal for:

- Satellite Communication Systems
- Point-to-Point Radios
- Military Applications
- Sonet Clock Generation

Functional Diagram



HMC698LP5 / 698LP5E

7 GHz INTEGER N SYNTHESIZER (N = 12 - 259)

Features

Ultra Low SSB Phase Noise Floor: -153 dBc/Hz @ 10 kHz offset @ 100 MHz Reference Frequency.

Programmable Divider (N= 12 - 259) Operating up to 7 GHz

Open Collector Output Buffer Amplifiers for Interfacing w/ Op-Amp Based Loop Filter

Reversible Polarity PFD w/ Lock Detect Output

32 Lead 5x5mm SMT Package: 25mm²

General Description

The HMC698LP5(E) is a frequency synthesizer with a wideband reversible polarity digital PFD and lock detect output. The divider operates unconditionally from 80 - 7000 MHz with a continuous integer division ratio of 12 to 259. The HMC698LP5(E) high frequency operation along with ultra low phase noise floor make possible synthesizers with wide loop bandwidth and low N resulting in fast settling and very low phase noise. When used in conjunction with a differential loop filter, the HMC698LP5(E) can be used to phase lock a VCO to a reference oscillator.

Electrical Specifications, $T_A = +25^{\circ}$ C, Vcc = Vcc1 = Vcc2 = Vcc3 = Vcc_pd = 5V

| Parameter | Conditions | Min. | Тур. | Max. | Units |
|------------------------------|--|------|------|------|-------------|
| Maximum Ref. Input Frequency | Sine or Square Wave Input [1] | 1300 | | | MHz |
| Minimum Ref. Input Frequency | Square Wave Input ^[2] | | | 10 | MHz |
| Reference Input Power Range | 100 MHz Frequency | -5 | | +5 | dBm |
| Maximum VCO Input Frequency | | 7000 | | | MHz |
| Minimum VCO Input Frequency | | | | 80 | MHz |
| VCO Input Power Range | 100 MHz Input Frequency | -10 | | +5 | dBm |
| PFD Output Voltage | | | 2000 | | mV, Pk - Pk |
| PFD Gain | Gain = Vpp / 2π Rad. | | 0.32 | | V/Rad. |
| SSB Phase Noise | @ 10 kHz Offset @ 100 MHz Square Wave Ref. Input Pin= 0 dBm | | -153 | | dBc/Hz |
| Total Supply Current | | | 310 | | mA |

[1] Maximum frequencies may be limited by available counter division ratio.


[2] Square wave input achieves best phase noise at lower ref. frequency (see sine & square wave comparison plots)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third paties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.








Phase Noise Floor ^{[1][2][3]} Ref = Sine Wave, Vcc = 4.75V



Phase Noise Floor ^{[1][2][3]} Ref = Sine Wave, Vcc = 5V








[1] Phase Noise Floor vs Offset Frequency with varying Ref Power Level [2] Fin= 7000 MHz @ 0 dBm, Ref Frequency = 100 MHz, N = 70 [3] Phase Noise Floor remains constant beyond 100 kHz offset frequency


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

HMC698LP5 / 698LP5E


7 GHz INTEGER N SYNTHESIZER (N = 12 - 259)



Phase Noise Floor ^{[1][2][3]} Ref = Square Wave, Vcc = 5V




Phase Noise Floor ^{[1][2][3]} Ref = Square Wave, Vcc = 5.25V






ROHS

Phase Noise Floor ^{[1][2][3]} Ref = Sine Wave @ 5 dBm, Vcc = 5V




HMC698LP5 / 698LP5E

7 GHz INTEGER N SYNTHESIZER (N = 12 - 259)



Phase Noise Floor vs Offset Frequency with varying Fin @ 0 dbm, Ref = 100 MHz Square Wave @ 5 dBm, Vcc = 5V ^[3]



Phase Noise Floor vs Offset Frequency over temperature
Fin= 7000 MHz @ 0 dBm, Ref Frequency = 100 MHz, N = 70
Phase Noise Floor remains constant beyond 100 kHz offset frequency

6





Absolute Maximum Ratings

| +10 dBm |
|-----------------------|
| +5.5V |
| -0.5V to (0.5V + Vcc) |
| 135 °C |
| 3.9 W |
| 12.90 °C/W |
| -65 to +150 °C |
| -40 to +85 °C |
| |

HMC698LP5 / 698LP5E

7 GHz INTEGER N SYNTHESIZER (N = 12 - 259)

Typical Supply Current vs. Vcc

| Vcc (Vdc) | Icc (mA) |
|-----------|----------|
| 4.75 | 294 |
| 5.00 | 310 |
| 5.25 | 342 |

Note: HMC698LP5 will work over full voltage range above.



ELECTROSTATIC SENSITIVE DEVICE OBSERVE HANDLING PRECAUTIONS

Typical DC Characteristics @ Vcc = +5V

| Symbol | Characteristics | | Units | | |
|--------|----------------------------------|------|-------|------|-------|
| Symbol | Characteristics | Min. | Тур. | Max. | Units |
| lcc | Power Supply Current | 280 | 310 | 340 | mA |
| Voh | Output High Voltage, (NU, ND) | 5 | 5 | 5 | V |
| Vol | Output Low Voltage, (NU, ND) | 2.9 | 3.0 | 3.1 | V |




v03.0709



7 GHz INTEGER N SYNTHESIZER (N = 12 - 259)

Outline Drawing



- ALL GROUND LEADS AND GROUND PADDLE MUST BE SOLDERED TO PCB RF GROUND.
- 7. REFER TO HITTITE APPLICATION NOTE FOR SUGGESTED PCB LAND PATTERN.

Package Information

| Part Number | Package Body Material | Lead Finish | MSL Rating | Package Marking [3] |
|--------------|--|---------------|---------------------|---------------------|
| HMC698LP5 | Low Stress Injection Molded Plastic | Sn/Pb Solder | MSL1 ^[1] | H698 XXXX |
| HMC698LP5(E) | RoHS-compliant Low Stress Injection Molded Plastic | 100% matte Sn | MSL1 ^[2] | <u>H698</u> XXXX |

[1] Max peak reflow temperature of 235 °C

[2] Max peak reflow temperature of 260 °C

[3] 4-Digit lot number XXXX



v03.0709



7 GHz INTEGER N SYNTHESIZER (N = 12 - 259)

Pin Description

| Pin Number | Function | Description | Interface Schematic |
|--------------|-----------------------------|---|--|
| 1 | LD | Pulsed output. Average "LOW" = UNLOCKED. Average "HIGH" = LOCKED | |
| 2 | INV | PFD INVERT function CMOS compatible input control bit Logic "LOW" = NORMAL Logic "HIGH" = INVERT | 0 10k INV ⊥ ⊥ ↓ ↓ ↓ |
| 4, 5, 18, 25 | Vcc1, Vcc3, Vcc2, Vcc_pd | Supply Voltage 5V ±0.25V | |
| 9 - 14 | N0 - N5 | CMOS compatible control input bit 0 (LSB) - 5 | 10k NO-N5 |
| 15 | FIN | (These pins are AC coupled and must be DC Blocked externally.) Frequency Input | 500 5V |
| 16 | NFIN | Frequency Input Complement | FIN |
| 22, 23 | S1, S0 | CMOS compatible Control Input bit 0 (LSB) -1 | 10k 50-51 |

6

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



v03.0709



7 GHz INTEGER N SYNTHESIZER (N = 12 - 259)

Pin Description (Continued)

| Pin Number | Function | Description | Interface Schematic |
|---|----------|--|--------------------------------------|
| 28 | REF | Reference Input Reference Input Complement | Vcc ο REF ο 50Ω |
| 27 | NREF | (These pins are AC coupled and must be DC Blocked externally.) | |
| 30 | ND | Down Output | Vcc O 200 ND 10mA = |
| 31 | NU | Up Output | Vcc 0 200 5 NU 10mA = |
| 3, 6 - 8, 17, 19 - 21, 24, 26, 29, 32 | N/C | No Connection. These pins may be connected to RF/DC ground. Performance will not be affected. | |
| Ground Paddle | GND | Package bottom has an exposed ground paddle that must be connected to RF/DC ground | |

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



v03.0709



7 GHz INTEGER N SYNTHESIZER (N = 12 - 259)

HMC698LP5(E) Programming Truth Table

| | • • • | | | | | | | | | | | |
|---------------------|-----------|--------------------------|----------------------|--------------------------|-------------|----|----|----|----|----|-------------|----|
| Division Ratio n | N Counter | N Counter Decimal Set | Swallow S Counter | Swallow S Decimal Set | (LSB) N0 | N1 | N2 | N3 | N4 | N5 | (LSB) S0 | S1 |
| 12 | 3 | 2 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 13 | 3 | 2 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 14 | 3 | 2 | 2 | 2 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 15 | 3 | 2 | 3 | 3 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 16 | 4 | 3 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 17 | 4 | 3 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 18 | 4 | 3 | 2 | 2 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 19 | 4 | 3 | 3 | 3 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 20 | 5 | 4 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 21 | 5 | 4 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 22 | 5 | 4 | 2 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 23 | 5 | 4 | 3 | 3 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| - | • | • | : | : | ÷ | • | : | : | • | ÷ | ÷ | • |
| 252 | 63 | 62 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 253 | 63 | 62 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 254 | 63 | 62 | 2 | 2 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 255 | 63 | 62 | 3 | 3 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 256 | 64 | 63 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 257 | 64 | 63 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 258 | 64 | 63 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 259 | 64 | 63 | 3 | 3 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| N = INT (n/P) | | | | | | | | | | | | |

S = MOD (n/P)

Where: n = Desired division ratio

P = Prescaler value = 4

N = Counter N value (counter decimal set is N - 1)

HMC698LP5(E) Programming Truth Table, Non-Continuous Division Ratios

| | • • | | | | | | | | | | | |
|---------------------|-----------|--------------------------|----------------------|--------------------------|-------------|----|----|----|----|----|-------------|----|
| Division Ratio n | N Counter | N Counter Decimal Set | Swallow S Counter | Swallow S Decimal Set | (LSB) N0 | N1 | N2 | N3 | N4 | N5 | (LSB) S0 | S1 |
| 8 | 2 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 9 | 2 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 10 | 2 | 1 | 2 | 2 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

N = INT (n/P)

S = MOD(n/P)

Where: n = Desired division ratio

P = Prescaler value = 4

N = Counter N value (counter decimal set is N - 1)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.




v03.0709



7 GHz INTEGER N SYNTHESIZER (N = 12 - 259)

Evaluation PCB Circuit



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.




v03.0709



7 GHz INTEGER N SYNTHESIZER (N = 12 - 259)

Evaluation PCB



The circuit board used in the final application should use RF circuit design techniques. Signal lines should have 50 ohm impedance while the package backside ground paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.

List of Materials for Evaluation PCB 122625 ^[1]

| Item | Description |
|-------------------|----------------------------------|
| J1 - J4 | PC Mount SMA RF Connector |
| J5 - J6 | 2mm DC Header |
| C1 - C5, C8 - C10 | 1000 pF Capacitor, 0402 Pkg |
| C6 - C7 | 100 pF Capacitor, 0402 Pkg |
| C15 | 1000 pF Capacitor, 0603 Pkg |
| C16 | 4.7 µF Tantalum Capacitor Case A |
| D | LED Green, 0603 Pkg |
| R1 | 10k Ohm, Resistor, Array |
| R8, R9 | 10k Ohm, Resistor, 0402 Pkg. |
| R11 | 1k Ohm, Resistor, 0402 Pkg. |
| R12 | 100 Ohm, Resistor, 0402 Pkg. |
| U1 | HMC698LP5(E) Synthesizer |
| PCB [2] | 116106 Eval Board |

[1] Reference this number when ordering complete evaluation PCB

[2] Circuit Board Material: Rogers 4350

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Evaluation PCB Truth Table (see Programming Truth Table)

| Note: | 0 = Jumper Installed. |
|-------|---------------------------|
| | 1 = Jumper Not Installed. |

Note: The evaluation PCB for the HMC698LP5 contains 10K Ohm pull up resistors for each of the 9 control inputs. Programming the 251 distinct division ratios consists of installing or removing jumpers N0 through N5 and S0, S1.




v03.0709



7 GHz INTEGER N SYNTHESIZER (N = 12 - 259)

Typical PLL Application Circuit using HMC698LP5

PLL application shown for a 13.0 GHz Fout. Contact HMC to discuss your specific application.



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.