

## **DATASHEET**

# **Description**


The 2304NZL is a high-performance, low skew, low jitter 1:4 LVCMOS clock buffer. The 2304NZL is ideal for PCI/PCI-X or networking applications.

The 2304NZL supports a synchronous glitch-free Output Enable function to eliminate any potential intermediate incorrect output clock cycles when enabling or disabling outputs.

#### **Features**

- Low input to output propagation delay (1.8ns, 3.3V)
- Low output skew: 40ps max
- Glitch-free Output Enable Function
- 1.8V to 3.3V power supply
- Packaged in small 8-pin 2mm x 2mm DFN package, as well as standard TSSOP and SOIC packages
- Industrial temperature range (-40°C to +85°C)


## **Block Diagram**



1



## **Pin Assignment**



# **Functionality Table**

lnį	Inputs			
CLK_IN	CLK_IN OE			
0	0	Low		
0	1	0		
1	0	Low		
1	1	1		

# **Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description
1	CLK_IN	Input	Clock input.
2	OE	Input	Output Enable for the clock outputs. Outputs are enabled when forced HIGH. Outputs are forced to logic LOW when OE is forced LOW.
3	CLK0	Output	Clock output 0.
4	GND	Power	Power supply ground.
5	CLK1	Output	Clock output 1.
6	VDD	Power	Connect +1.8V, +2.5V or +3.3V power supply.
7	CLK2	Output	Clock output 2.
8	CLK3	Output	Clock output 3.

# **External Components**

A minimum number of external components are required for proper operation. A decoupling capacitor of  $0.01\mu F$  should be connected between VDD on pin 6 and GND on pin 4, as close to the device as possible. A termination resistor should be used on each clock output if the trace is longer than 1 inch. See the Test Loads section for recommended values.

To achieve the low output skew that the 2304NZL is capable of, careful attention must be paid to board layout. Essentially, all four outputs must have identical terminations, identical loads and identical trace geometries. If they do not, the output skew will be degraded.



# **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 2304NZL. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Symbol	Conditions	Min.	Тур.	Max.	Units
Supply Voltage	VDD	Power supply			4.6	V
Output Enable and All Outputs	VIO	With respect to GND	-0.5		VDD+0.5	V
ICLK	VIN	Input Voltage	-0.5		4.6	V
Ambient Operating Temperature	TAMB	Industrial Temperature	-40		85	°C
Storage Temperature	TSTORE	Storage Temperature	-65		150	°C
Junction Temperature	TJ	Junction Temperature			125	°C
Soldering Temperature	TSOLDER	Soldering Temperature			260	°C
ESD	ESD	Human Body Model	2000			V

# **Recommended Operation Conditions**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Temperature	TAMB	Ambient	-40	25	85	°C
Power Supply Voltage	VDD	With respect to GND	1.7		3.465	٧



# **DC Electrical Characteristics**

VDD=1.8 V ±5%, Ambient temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		1.71	1.8	1.89	V
Input High Voltage(CLK_IN, OE)	VIH	Note 1	0.8xVDD		3.45	V
Input Low Voltage(CLK_IN, OE)	VIL	Note 1			0.2xVDD	V
Output High Voltage	VOH	IOH = -2 mA	0.9xVDD			V
Output Low Voltage	VOL	IOH = 2 mA			0.1xVDD	V
Operating Supply Current	IDD	No load, 50MHz		8		mA
Nominal Output Impedance	ZO			20		Ω
Input Capacitance	CIN	CLK_IN, OE pin		5		pF

Notes: 1. Nominal switching threshold is VDD/2.

VDD=2.5 V ±5%, Ambient temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		2.375	2.5	2.625	V
Input High Voltage(CLK_IN, OE)	VIH	Note 1	0.8xVDD		3.45	V
Input Low Voltage(CLK_IN, OE)	VIL	Note 1			0.2xVDD	V
Output High Voltage	VOH	IOH = -2 mA	0.9xVDD			V
Output Low Voltage	VOL	IOH = 2 mA			0.1xVDD	V
Operating Supply Current	IDD	No load, 50MHz		10		mA
Nominal Output Impedance	ZO			21		Ω
Input Capacitance	CIN	CLK_IN, OE pin		5		pF

Notes: 1. Nominal switching threshold is VDD/2.

VDD=3.3 V ±5%, Ambient temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.135	3.3	3.465	V
Input High Voltage(CLK_IN, OE)	VIH	Note 1	0.8xVDD		3.45	V
Input Low Voltage(CLK_IN, OE)	VIL	Note 1			0.2xVDD	V
Output High Voltage	VOH	IOH = -2 mA	0.9xVDD			V
Output Low Voltage	VOL	IOH = 2 mA			0.1xVDD	V
Operating Supply Current	IDD	No load, 50MHz		12		mA
Nominal Output Impedance	ZO			25		Ω
Input Capacitance	CIN	CLK_IN, OE pin		5		pF

Notes: 1. Nominal switching threshold is VDD/2.



# **AC Electrical Characteristics**

## VDD=1.8V ±5%, Ambient Temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency	Fin		0		170	MHz
Output Rise Time	tOR	20% to 80% of VDD, CL=5 pF	0.7	1.1	1.5	ns
Output Fall Time	tOF	80% to 20% of VDD, CL=5 pF	0.7	1.1	1.5	ns
Propagation Delay	Note 1		2.2	2.5	3.2	ns
Additive Phase Jitter, RMS		125MHz		100		fs
Duty Cycle		50% input duty cycle	45		55	%
Output to Output Skew	Note 2	Rising edges at VDD/2		15	40	ps
Device to Device Skew		Rising edges at VDD/2			500	ps

## VDD=2.5V ±5%, Ambient Temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency	Fin		0		200	MHz
Output Rise Time	tOR	20% to 80% of VDD, CL=5 pF	0.6	1	1.5	ns
Output Fall Time	tOF	80% to 20% of VDD, CL=5 pF	0.6	1	1.5	ns
Propagation Delay	Note 1		1.4	1.9	2.4	ns
Additive Phase Jitter, RMS		125MHz		50		fs
Duty Cycle		50% input duty cycle	45		55	%
Output to Output Skew	Note 2	Rising edges at VDD/2		15	40	ps
Device to Device Skew		Rising edges at VDD/2			500	ps

#### VDD=3.3 V ±5%, Ambient Temperature -40° to +85°C, unless stated otherwise


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency	Fin		0		200	MHz
Output Rise Time	tOR	20% to 80% of VDD, CL=5 pF	0.5	1	1.5	ns
Output Fall Time	tOF	80% to 20% of VDD, CL=5 pF	0.5	1	1.5	ns
Propagation Delay	Note 1		1.1	1.7	2.1	ns
Additive Phase Jitter, RMS		125MHz		30		fs
Duty Cycle		50% input duty cycle	45		55	%
Output to Output Skew	Note 2	Rising edges at VDD/2		15	40	ps
Device to Device Skew		Rising edges at VDD/2			500	ps

1. With rail to rail input clock.

Between any 2 outputs with equal loading.
 Phase noise spec taken with Wenzel oscillator as reference input.



# **Test Load and Circuit**



VDD	Rs (Ω)
1.8V	25
2.5V	29
3.3V	30

# **Thermal Characteristics (8DFN)**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to Ambient	$\theta_{\sf JA}$	Still air		81		°C/W
	$\theta_{\sf JA}$	1 m/s air flow		73		°C/W
	$\theta_{\sf JA}$	3 m/s air flow		70		°C/W
Thermal Resistance Junction to Case	$\theta_{\sf JC}$			10.6		°C/W

# **Thermal Characteristics (8TSSOP)**


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still air		110		°C/W
	$\theta_{JA}$	1 m/s air flow		100		°C/W
	$\theta_{JA}$	3 m/s air flow		80		°C/W
Thermal Resistance Junction to Case	$\theta_{\sf JC}$			35		°C/W

# **Thermal Characteristics (8SOIC)**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still air		110		°C/W
	$\theta_{JA}$	1 m/s air flow		100		°C/W
	$\theta_{JA}$	3 m/s air flow		80		°C/W
Thermal Resistance Junction to Case	$\theta_{JC}$			35		°C/W




# Package Outline and Dimensions (NTG8). Use EPAD P1 and LEAD Z1 options






# Package Outline and Dimensions (NTG8), cont.





# Package Outline and Dimensions (PGG8)





# Package Outline and Dimensions (PGG8), cont.

DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE -H-

DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER SIDE

DIMENSION E TO BE DETERMINED AT SEATING PLANE

-A- AND

\_B\_ TO BE DETERMINED AT DATUM PLANE \_H-

ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994

NOTES:

dimension e1 does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed .25  $_{\rm mm}$  per side

detail of Pin 1 identifier is optional but must be located within the zone indicated

z	bbb	aaa	ь1	Ь	e	E1	ш	D	A2	A1	Α		1₩3	:≺ഗ		
	ı	ı	.19	.19		4.30		2.90	.80	.05	1	M N		JEDE		
∞	1	ı	.22	ı	.65 BSC	4.40	6.40 BSC	3.00	1.00	-	ı	MON	¥	JEDEC VARIATION	PG/PGG8	
	.10	.10	.25	.30		4.50		3.10	1.05	.15	1.20	MAX		NOI	668	
						4,6	3	4,5				т		z		
	ı	ı	.19	.19		4.30		4.90	.80	.05	ı	N		JEDE		
14	ı	1	.22	ı	.65 BSC	4.40	6.40 BSC	5.00	1.00	ı	ı	NOM	AB-1	JEDEC VARIATION	PG/PGG14	
	.10	.10	.25	.30		4.50		5.10	1.05	.15	1.20	MAX		Ō	GG14	
						4,6	u	4,5				m		z		
	1	1	.19	.19		4.30		4.90	.80	.05	ı	M N		JEDE		
16	ı	ı	.22	ı	.65 BSC	.65 BSC	4.40	6.40 BSC	5.00	1.00	ı	1	MOM	æ	JEDEC VARIATION	PG/Po
	.10	.10	.25	.30		4.50		5.10	1.05	.15	1.20	MAX			ION N	PG/PGG16
						4,6	3	4,5				m		z		
	1	1	.19	.19		4.30		6.40	.80	.05	ı	<u>N</u>		JEDE		
20	1	ı	.22	ı	.65 BSC	4.40	6.40 BSC	6.50	1.00	1	1	NOM	AC	JEDEC VARIATION	PG/PGG20	
	.10	.10	.25	.30		4.50		6.60	1.05	.15	1.20	MAX		NO	GG20	
						4,6	u	4,5				т		z		
	ı	ı	.19	.19		4.30		7.70	.80	.05	ı	N.		JEDE		
24	-	1	.22	-	.65 BSC	4.40	6.40 BSC	7.80	1.00	-	-	MON	AD	JEDEC VARIATION	PG/PGG24	
	.10	.10	.25	.30		4.50	ľ	7.90	1.05	.15	1.20	MAX		ION N	3624	
						4,6	3	4,5				т		z		
	1	1	.19	.19		4.30		9.60	.80	.05	ı	M		JEDE		
28	1	ı	.22	ı	.65 BSC	4.40	6.40 BSC	9.70	1.00	ı	ı	NOM	Æ	JEDEC VARIATION	PG/PGG28	
	.10	.10	.25	.30		4.50		9.80	1.05	.15	1.20	MAX		ON.	3628	
						4,6	u	4,5				m		z		


RAC	3/8/13	5 ADDED PACKAGE CODE	90
<b>⊒</b>	10/14/04	ADD "GREEN" PGG NOMENCLATURE	g,
	5/23/01	ADDED TOPMARK TO TITLE	2
7. ४∪	07/10/99	3 ADD 8 LD	ឩ
T. WJ	08/25/98	2 ADD 14 & 16 LD	22
APPROVED	DATE	V DESCRIPTION	REV
		REVISIONS	

		8	Ŋ	VALS	ANCES S SPECIFIED AL ANGU
			TV 01/15/96	DATE	CIFIED ANGULAR
DO NOT SCALE DRAWING	C PSC-4056	4.4 mm BODY WIDTH ISSOP .65 mm PITCH	(PG OR PA TOPMARK CODE)	TITLE PG/PGG PACKAGE OUTLINE	www.IDT.com
SHEET 2 OF 3		SSOP .65 mm PITCH	CODE)	OTLINE	2975 Stender Way Santa Clara, CA 95054 PHONE: (408) 727–6116 FAX: (408) 492–8674

TOLERA
UNLESS
DECIMA
XXX±
XXXX±
XXXXX±
APPRO
DRAWN
CHECKE




# Package Outline and Dimensions (PGG8), cont.





# **Package Outline and Dimensions (DCG8)**






# Package Outline and Dimensions (DCG8), cont.

10 9  $\Rightarrow$  $\triangleright$ 5  $\Rightarrow$ Ą ≥ rows≺« DIMENSION D I NOTES: THE CHAMFER ON THE PACKAGE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE ZONE INDICATED LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION IS .004 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-012, VARIATION AA, AB & AC ALL DIMENSIONS ARE IN INCHES DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 PER SIDE ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982 DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE DIMENSION E TO THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND .010 FROM LEAD TIP .004 .055 .053 189 230 150 Š **JEDEC** DC/DCG8 .194 .236 .155 .058 .064 NOM VARIATION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE BE DETERMINED AT SEATING PLANE .061 .197 .244 .157 .010 .068 MAX \_B\_ 4,6 mHoz 70 .053 .004 .055 .337 .230 쁌 <u>≤</u> DETERMINED AT .064 .058 .342 .236 .155 NOM AB VARIATION DC/DCG14 .068 .061 .344 .244 DATUM PLANE 4,5 4,6 muoz .053 .004 .055 .386 .230 ≦ <u>+</u> .006 .058 .391 .236 .155 .064 NOM DC/DCG16 VARIATION .010 .061 .393 .244 .068 MAX 4,5 APPROVALS DATE
DRAWN 378 08/25/98
CHECKED 02 03 04 06 .015 ₹ .150 .050 BSC .024 PATTERN DIMENSIONS 282 "GREEN" DCG NOMENCLATURE
ADD PACKAGE CODE ADDED TOPMARK TO TITLE MAX CORRECTED X DIM REVISIONS
DESCRIPTION
ADD 8 LD TITLE DC/DCG PACKAGE OUTLINE (DC OR S1 TOPMARK CODE)
.150" BODY WIDTH SOIC .05 DO NOT SCALE DRAWING C .015 MIN .274 www IDT com .050 .300 + P2 PSC-4068 e BSC .024 .282 MAX 1 .274 M SAN JOSE CA 95138
PHONE: (408) 284-8200
FAX: (408) 284-8591 .015 ₹ .050 07/10/99 05/23/01 09/05/02 6 BSC BSC .024 .282 SHEET 2 OF PKP T.



# **Marking Diagrams**



#### Notes:

- 1. "\*\*" is the lot number (DFN only).
- 2. "YYWW" or "YWW" or "YW" is the digits of the year and week that the part was assembled.
- 3. "\$" is the mark code.
- 4 "G" denotes RoHS compliant package.
- 5. "I" denotes industrial temperature range.
- 6. Bottom markings: lot number and country of origin for TSSOP; lot number for SOIC.

# **Ordering Information**

Part / Order Number	Shipping Packaging	Package	Temperature
2304NZLDCGI	Tubes	8-pin SOIC	-40 to +85°
2304NZLDCGI8	Tape and Reel	8-pin SOIC	-40 to +85°
2304NZLPGGI	Tubes	8-pin TSSOP	-40 to +85°
2304NZLPGGI8	Tape and Reel	8-pin TSSOP	-40 to +85°
2304NZLNTGI	Tubes	8-pin DFN	-40 to +85°
2304NZLNTGI8	Tape and Reel	8-pin DFN	-40 to +85°

<sup>&</sup>quot;G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

# **Revision History**

Rev.	Date	Originator	Description of Change
Α	06/21/16	H.G.	Added marking diagrams.     Moved to final.
В	01/31/17	Y.G.	<ol> <li>Updates to operating supply current and output impedance values in DC electrical tables.</li> <li>Added Rs values to test loads.</li> </ol>



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775

www.IDT.com/go/sales

Tech Support

www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2017 Integrated Device Technology, Inc.. All rights reserved.