1.8V to 3.3V, High-Performance 1:4 Clock Buffer

2304NZL

DATASHEET

Description

The 2304NZL is a high-performance, low skew, low jitter 1:4 LVCMOS clock buffer. The 2304NZL is ideal for PCI/PCI-X or networking applications.

The 2304NZL supports a synchronous glitch-free Output Enable function to eliminate any potential intermediate incorrect output clock cycles when enabling or disabling outputs.

Features

- Low input to output propagation delay (1.8ns, 3.3V)
- Low output skew: 40ps max
- Glitch-free Output Enable Function
- 1.8V to 3.3V power supply
- Packaged in small 8-pin 2mm x 2mm DFN package, as well as standard TSSOP and SOIC packages
- Industrial temperature range (-40°C to +85°C)

Block Diagram



Pin Assignment



Functionality Table

Inj	Outputs	
CLK_IN	OE	CLK(3:0)
0	0	Low
0	1	0
1	0	Low
1	1	1

Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	CLK_IN	Input	Clock input.
2	OE	Input	Output Enable for the clock outputs. Outputs are enabled when forced HIGH. Outputs are forced to logic LOW when OE is forced LOW.
3	CLK0	Output	Clock output 0.
4	GND	Power	Power supply ground.
5	CLK1	Output	Clock output 1.
6	VDD	Power	Connect +1.8V, +2.5V or +3.3V power supply.
7	CLK2	Output	Clock output 2.
8	CLK3	Output	Clock output 3.

External Components

A minimum number of external components are required for proper operation. A decoupling capacitor of 0.01μ F should be connected between VDD on pin 6 and GND on pin 4, as close to the device as possible. A termination resistor should be used on each clock output if the trace is longer than 1 inch. See the Test Loads section for recommended values.

To achieve the low output skew that the 2304NZL is capable of, careful attention must be paid to board layout. Essentially, all four outputs must have identical terminations, identical loads and identical trace geometries. If they do not, the output skew will be degraded.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 2304NZL. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Symbol	Conditions	Min.	Тур.	Max.	Units
Supply Voltage	VDD	Power supply			4.6	V
Output Enable and All Outputs	VIO	With respect to GND	-0.5		VDD+0.5	V
ICLK	VIN	Input Voltage -0.5		4.6	V	
Ambient Operating Temperature	TAMB	Industrial Temperature	-40		85	°C
Storage Temperature	TSTORE	Storage Temperature	-65		150	°C
Junction Temperature	TJ	Junction Temperature			125	°C
Soldering Temperature	TSOLDER	Soldering Temperature			260	°C
ESD	ESD	Human Body Model	2000			V

Recommended Operation Conditions

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Temperature	TAMB	Ambient	-40	25	85	°C
Power Supply Voltage	VDD	With respect to GND	1.7		3.465	V

DC Electrical Characteristics

VDD=1.8 V ±5%, Ambient temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Symbol Conditions		Тур.	Max.	Units	
Operating Voltage	VDD		1.71	1.8	1.89	V	
Input High Voltage(CLK_IN, OE)	VIH	Note 1	0.8xVDD		3.45	V	
Input Low Voltage(CLK_IN, OE)	VIL	Note 1			0.2xVDD	V	
Output High Voltage	VOH	IOH = -2 mA	0.9xVDD			V	
Output Low Voltage	VOL	IOH = 2 mA			0.1xVDD	V	
Operating Supply Current	IDD	No load, 50MHz		8		mA	
Nominal Output Impedance	ZO			20		Ω	
Input Capacitance	CIN	CLK_IN, OE pin		5		pF	

Notes: 1. Nominal switching threshold is VDD/2.

VDD=2.5 V ±5%, Ambient temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		2.375	2.5	2.625	V
Input High Voltage(CLK_IN, OE)	VIH	Note 1	0.8xVDD		3.45	V
Input Low Voltage(CLK_IN, OE)	VIL	Note 1			0.2xVDD	V
Output High Voltage	VOH	IOH = -2 mA	0.9xVDD			V
Output Low Voltage	VOL	IOH = 2 mA			0.1xVDD	V
Operating Supply Current	IDD	No load, 50MHz		10		mA
Nominal Output Impedance	ZO			21		Ω
Input Capacitance	CIN	CLK_IN, OE pin		5		pF

Notes: 1. Nominal switching threshold is VDD/2.

VDD=3.3 V ±5%, Ambient temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.135	3.3	3.465	V
Input High Voltage(CLK_IN, OE)	VIH	Note 1	0.8xVDD		3.45	V
Input Low Voltage(CLK_IN, OE)	VIL	Note 1			0.2xVDD	V
Output High Voltage	VOH	IOH = -2 mA	0.9xVDD			V
Output Low Voltage	VOL	IOH = 2 mA			0.1xVDD	V
Operating Supply Current	IDD	No load, 50MHz		12		mA
Nominal Output Impedance	ZO			25		Ω
Input Capacitance	CIN	CLK_IN, OE pin		5		pF

Notes: 1. Nominal switching threshold is VDD/2.

AC Electrical Characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency	Fin		0		170	MHz
Output Rise Time	tOR	20% to 80% of VDD, CL=5 pF	0.7	1.1	1.5	ns
Output Fall Time	tOF	80% to 20% of VDD, CL=5 pF	0.7	1.1	1.5	ns
Propagation Delay	Note 1		2.2	2.5	3.2	ns
Additive Phase Jitter, RMS		125MHz		100		fs
Duty Cycle		50% input duty cycle	45		55	%
Output to Output Skew	Note 2	Rising edges at VDD/2		15	40	ps
Device to Device Skew		Rising edges at VDD/2			500	ps

VDD=1.8V ±5%, Ambient Temperature -40° to +85°C, unless stated otherwise

VDD=2.5V ±5%, Ambient Temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency	Fin		0		200	MHz
Output Rise Time	tOR	20% to 80% of VDD, CL=5 pF	0.6	1	1.5	ns
Output Fall Time	tOF	80% to 20% of VDD, CL=5 pF	0.6	1	1.5	ns
Propagation Delay	Note 1		1.4	1.9	2.4	ns
Additive Phase Jitter, RMS		125MHz		50		fs
Duty Cycle		50% input duty cycle	45		55	%
Output to Output Skew	Note 2	Rising edges at VDD/2		15	40	ps
Device to Device Skew		Rising edges at VDD/2			500	ps

VDD=3.3 V ±5%, Ambient Temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency	Fin		0		200	MHz
Output Rise Time	tOR	20% to 80% of VDD, CL=5 pF	0.5	1	1.5	ns
Output Fall Time	tOF	80% to 20% of VDD, CL=5 pF	0.5	1	1.5	ns
Propagation Delay	Note 1		1.1	1.7	2.1	ns
Additive Phase Jitter, RMS		125MHz		30		fs
Duty Cycle		50% input duty cycle	45		55	%
Output to Output Skew	Note 2	Rising edges at VDD/2		15	40	ps
Device to Device Skew		Rising edges at VDD/2			500	ps

Notes:

1. With rail to rail input clock.

Between any 2 outputs with equal loading.
 Phase noise spec taken with Wenzel oscillator as reference input.

Test Load and Circuit



VDD	Rs (Ω)
1.8V	25
2.5V	29
3.3V	30

Thermal Characteristics (8DFN)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to Ambient	θ_{JA}	Still air		81		°C/W
	θ_{JA}	1 m/s air flow		73		°C/W
	θ_{JA}	3 m/s air flow		70		°C/W
Thermal Resistance Junction to Case	θ_{JC}			10.6		°C/W

Thermal Characteristics (8TSSOP)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to Ambient	θ_{JA}	Still air		110		°C/W
	θ_{JA}	1 m/s air flow		100		°C/W
	θ_{JA}	3 m/s air flow		80		°C/W
Thermal Resistance Junction to Case	θ_{JC}			35		°C/W

Thermal Characteristics (8SOIC)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to Ambient	θ_{JA}	Still air		110		°C/W
	θ_{JA}	1 m/s air flow		100		°C/W
	θ_{JA}	3 m/s air flow		80		°C/W
Thermal Resistance Junction to Case	θ_{JC}			35		°C/W



Package Outline and Dimensions (NTG8). Use EPAD P1 and LEAD Z1 options





Package Outline and Dimensions (PGG8)



Package Outline and Dimensions (PGG8), cont.

=	10	Ø		⊅	₼	B	\mathbb{A}	A				z	bb			æ		- 0	ß	<u>></u> >		w∡≺	s	1					
THIS (VARIAT	all d	.10 A	lead Damb/ At Ma Radiu:	detail The Z	dimen	DIMEN	DIMEN	DIMEN	DATUN	ALL D	NOT		1	- 	.19		4.30	2.90	.8		MIN		į						
ion aa,	IMENSIO	DIMENS	Width [Ar Prot Ximum S or Th	OF PI	SION E1 OR PR	sion d Flash,	SIONS [sion e	IS 	IMENSIO	ES:	8	1	2.2	3 1	.65 B	4.4	6 AN 1	1.0		NON	AA							
CONFOR AB-1,	ns are	sions ai mm Fr	RUSION RUSION MATERIAI HE FOOT	n 1 idei Dicated	DOES	does n Protru) and e	to be	AND	NING AN			.10	.10	ы. 2	SC	4.5	3.1	1.0	.15	AW I	IATION	PGG8						
AB, AC,	in Mill	9PLY TO OM THE	N DOES	VTIFIER	NOT INC	IOT INCL	1 ARE	DETERMI	₿	d tolef		_	_				4.6	4,5				-oz	_						
JEDEC F	IMETERS	LEAD TI	not in mm in Tion. Da	IS OPTIC	LUDE IN	ude mo Dr gate	o be d	ned at	TO BE	RANCING			ı	ابا	.19		4.30	4.90	88	G 1	MIN		5	ļ					
		AT SECT P	clude (Excess MBAR C	nal Bu	ITERLEAD Exceed	ld flas Burrs	etermin	SEATING	DETERM	CONFOR		14	1	2.2	3 1	.65 B		6 40	1.0		NON	AB-							
FION 95		tion of	of the Annot 1	t must	.25 mr	sh, pro Shall	ed at 1	PLANE	ined at	RM TO A			.1	.10	، ین	SC	0 4.5	0 5.1	0	.1.	W N		PGG14						
REGIST		Е.	PROTRU	BE LOC	n PER :	trusion Not exi	DATUM F	- C-	DATUM	ISME Y1		_					0 4.	0 4,5	5		~~~	⊣oz							
RATION		ad betv	WIDTH D VTED ON	ated w	otrusio Side	S OR G	JANE [PLANE	4.5M-19			-	19	.19		5 4.3	4.9	.8	.05 1	MIN	5		1					
MO-153,		VEEN	Imension The LC	THIN	ns. Inte	ATE BUR 5 mm F	Ŧ		ŧ)94		16	_	1 N	, ,	.65 E	0 . 70	0 5.C	1.0		NO	AF							
			WER R		RLEAD	PER SIDE									، س د	SS	4.5	BCC 5.1)0 1.0	-	/M M		S/PGG16						
												_	0				8 +	0 4,	ភ	5	5 \$		_						
												F	,		.19		6 4.3	5 6.4	.8	.05 1	MIN	<u>د</u>		1					
												20	_	1 10	, , ,	.65 F	0 0.70	6 40	1.0		NO	AC							
													-		، بن ن	SC	0 4.5	BCC 6.6	0		/M M		S/PGG20						
													0				ة ب	ة 4.	5	5	5 ×	-07	-						
															. 19		6 4.3	5 7.7	.8		MIN		_	1					
												2	_			.65	0 0.70	0 7.8	1.0		I NC			,					
												4	' 	- ×	י היי	BSC	Đ 4.	BCC 7.9	90 1.0	· · ·	M.		G/PGG24						
CHECKED	DRAWN	DECIMAL XX± XXX±	TOLERAN									_	0				00 +	90	5	5	× ×		-		8 6	4	2	REV	
	70 01/15	+ ANGU	SPECIFIED												. 13		6	9.6	.8		AIM		_		ADD "G	ADD			
	<u>}</u> =	₹ ≥										2				.65	0 	50 54 0	-		N				DED PAC	ED TOPM	ADD 14	DESC	×
40T SCALE	(PG (P											8	' 	- 12 - 12		BSC	40 .4	70 9.	8	' ' 	M MC	E	G/PGG2		CKAGE CO	IARK TO	8 8 5 7		UNISIONS
DRAMING	DR PA TO	T.com]														۲ ۲	80	5	56	× ×		~		ICLATURE	IIIE			
)-40	AGE OUTL	PHON FAX:	2975														ത ്	<u>.</u> 0			1"	102			3/8	5/2:	07/10	A DA	
56 SHEET	ODE)	a Clara, (IE: (408) (408) 492	Stender																						4/04	\$/01	66/(TE AI	
2 OF 3		727–6116 	Way																						RAC		- - ≦ 5	PROVED	

Package Outline and Dimensions (PGG8), cont.





Package Outline and Dimensions (DCG8)

Package Outline and Dimensions (DCG8), cont.



Marking Diagrams



Notes:

- 1. "**" is the lot number (DFN only).
- 2. "YYWW" or "YWW" or "YW" is the digits of the year and week that the part was assembled.
- 3. "\$" is the mark code.
- 4 "G" denotes RoHS compliant package.
- 5. "I" denotes industrial temperature range.
- 6. Bottom markings: lot number and country of origin for TSSOP; lot number for SOIC.

Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
2304NZLDCGI	Tubes	8-pin SOIC	-40 to +85°
2304NZLDCGI8	Tape and Reel	8-pin SOIC	-40 to +85°
2304NZLPGGI	Tubes	8-pin TSSOP	-40 to +85°
2304NZLPGGI8	Tape and Reel	8-pin TSSOP	-40 to +85°
2304NZLNTGI	Tubes	8-pin DFN	-40 to +85°
2304NZLNTGI8	Tape and Reel	8-pin DFN	-40 to +85°

"G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

Revision History

Rev.	Date	Originator	Description of Change
A	06/21/16	H.G.	 Added marking diagrams. Moved to final.
В	01/31/17	Y.G.	 Updates to operating supply current and output impedance values in DC electrical tables. Added Rs values to test loads.



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2017 Integrated Device Technology, Inc.. All rights reserved.