2ED2110S06M 650 V high-side and low-side gate driver with integrated bootstrap diode

Features

- Unique Infineon Thin-Film-Silicon On Insulator (SOI)-technology
- Negative VS transient immunity of 100 V
- Floating channel designed for bootstrap operation
- Operating voltages (VS node) up to + 650 V
- Maximum bootstrap voltage (VB node) of + 675 V
- Integrated ultra-fast, low resistance bootstrap diode
- Logic operational up to -11 V on VS Pin
- Negative voltage tolerance on inputs of –5 V
- Independent under voltage lockout for both channels
- Schmitt trigger inputs with hysteresis
- 3.3 V, 5 V and 15 V input logic compatible
- Maximum supply voltage of 25 V
- Shutdown input turns off both channels
- DSO-16 package
- Separate logic and power ground
- RoHS compliant

Potential applications

Driving IGBTs, enhancement mode N-Channel MOSFETs in various power electronic applications. Typical Infineon recommendations are as below:

- Motor drives, general purpose inverters having TRENCHSTOP ™ IGBT6 or 600 V EasyPACK™ modules
- Refrigeration compressors, induction cookers, other major home appliances having RCD series IGBTs or TRENCHSTOP™ family IGBTs or their equivalent power stages
- Battery operated small home appliances such as power tools, vacuum cleaners using low voltage OptiMOS™ MOSFETs or their equivalent power stages
- Totem pole, half-bridge and full-bridge converters in offline AC-DC power supplies for industrial SMPS having high voltage CoolMOS[™] super junction MOSFETs or TRENCHSTOP[™] H3 and WR5 IGBT series
- High power LED and HID lighting having CoolMOS[™] super junction MOSFETs
- Electric vehicle (EV) charging stations and battery management systems
- Driving 650 V SiC MOSFETs in above applications

Product validation

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22

Ordering information

Base part number	Package type	Standar	rd pack	Orderable part number
Base part number	Fackage type	Form Quanti		orderable part number
2ED2110S06M	DSO – 16	Tape and Reel	2500	2ED2110S06MXUMA1

Product summary

Infineon

$$\begin{split} V_{S_OFFSET} &= 650 \text{ V max} \\ I_{0+pk} / I_{0-pk} (typ.) &= 2.5 \text{ A} / 2.5 \text{ A} \\ V_{CC} &= 10 \text{ V to } 20 \text{ V} \\ Delay matching &= 10 \text{ ns max.} \\ Propagation delay &= 90 \text{ ns} \end{split}$$





DSO-16



Description

The 2ED2110S06M is a high voltage, high speed power MOSFET and IGBT driver with independent high and low side referenced output channels. Based on Infineon's SOI-technology there is an excellent ruggedness and noise immunity with capability to maintain operational logic at negative voltages of up to - 11 V_{DC} on VS pin (V_{CC} = 15 V) on transient voltages. There are not any parasitic thyristor structures present in the device, hence no parasitic latch up may occur at all temperature and voltage conditions. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET, SiC MOSFET or IGBT in the high side configuration, which operate up to 650 V.




Figure 1 Typical application block diagram




1 Table of contents

Featu	ires Product summary	1
Produ	uct validation	1
Descr	iption 2	
1	Table of contents	3
2	Block diagram	4
3	Pin configuration and functionality	5
3.1	Pin configuration	5
3.2	Pin functionality	5
4	Electrical parameters	6
4.1	Absolute maximum ratings	6
4.2	Recommended operating conditions	6
4.3	Static electrical characteristics	
4.4	Dynamic electrical characteristics	8
5	Application information and additional details	9
5.1	IGBT / MOSFET gate drive	
5.2	Switching and timing relationships	
5.3	Matched propagation delays	
5.4	Enable or shutdown input	
5.5	Input logic compatibility	
5.6	Undervoltage lockout	
5.7	Bootstrap diode	
5.8	Calculating the bootstrap capacitance C_{BS}	
5.9 5.10	Tolerant to negative transients on input pins	
5.10	Negative voltage transient tolerance of VS pin NTSOA – Negative Transient Safe Operating Area	
5.12	Higher headroom for input to output signal transmission with logic operation upto -11 V	
5.13	Maximum switching frequency	
5.14	PCB layout tips	
6	Parameters Trend Charts	
7	Qualification information	
8	Related products	
9	Package details	
10	Part marking information	28
11	Additional documentation and resources	29
11.1	Infineon online forum resources	
12	Revision history	30



Block diagram 2




Block diagrams Figure 2



3 Pin configuration and functionality

3.1 Pin configuration





3.2 Pin functionality

Table 1

Symbol	Description
VDD	Logic supply voltage
HIN	Logic input for high side gate driver output (HO), in phase with HO
SD	Logic input for shut down, in phase. Schmitt trigger input with hysteresis and pull down
LIN	Logic input for low side gate driver output (LO), in phase with LO
VSS	Logic ground
НО	High-side driver output
VB	High-side gate drive floating supply
VS	High voltage floating supply return
VCC	Low-side supply voltage
СОМ	Low-side gate drive return
LO	Low-side driver output



4 Electrical parameters

4.1 Absolute maximum ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units	
V_{DD}	Logic supply voltage	V _{ss} – 1	V _{ss} + 25		
VB	High-side floating well supply voltage Note 1	V _{cc} – 6	675		
Vs	High-side floating well supply return voltage	$V_{CC} - V_{BS} - 6$	650		
V_{HO}	Floating gate drive output voltage	V _s -0.5	V _B + 0.5	v	
Vcc	Low side supply voltage	-1	25	v	
V_{LO}	Low-side output voltage	-0.5	V _{cc} + 0.5		
VIN	Logic input voltage (HIN, LIN & SD)	V _{ss} – 5	V _{DD} +0.5	5	
V_{ss}	Logic ground	-7	7		
dV _s /dt	Allowable V_s offset supply transient relative to COM	—	50	V/ns	
PD	Package power dissipation @ $T_A \leq +25^{\circ}C$	—	1.25	W	
Rth_JA	Thermal resistance, junction to ambient	—	100	°C/W	
ТJ	Junction temperature		150		
Ts	Storage temperature	-55	150	°C	
T∟	Lead temperature (soldering, 10 seconds)	_	300		

Table 2Absolute maximum ratings

Note 1: In case $V_{CC} > V_B$ there is an additional power dissipation in the internal bootstrap diode between pins V_{CC} and V_B in case of activated bootstrap diode.

4.2 Recommended operating conditions

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table. The offset rating is tested with supplies of $(V_{CC} - COM) = (V_B - V_S) = 15 \text{ V}.$

Table 3	Recommended operating conditions
---------	---

Symbol	Definition	Min	Мах	Units
V _{DD}	Logic supply voltage	V _{SS} + 3	V _{ss} + 20	
V_{SS}	Logic ground	-6	6	
VB	Bootstrap voltage	V _s + 10	V _s +20	
V_{BS}	High-side floating well supply voltage	10	20	
Vs	High-side floating well supply offset voltage Note 2	-11	650	V
V _{HO}	Floating gate drive output voltage	Vs	VB	
V _{cc}	Low-side supply voltage Note 3	10	20	
V_{LO}	Low-side output voltage	0	V _{cc}	
V _{IN}	Logic input voltage(HIN, LIN & SD)	V _{SS} - 4	V _{DD}	
TA	Ambient temperature	-40	125	°C

Note 2: Logic operation for V_S of – 11 V to +650 V. Note 3: Vcc - Vss > 5V is required.



4.3 Static electrical characteristics

 $(V_{DD} - V_{SS}) = (V_{CC} - COM) = (V_B - V_S) = 15 V$, $V_{SS} = COM$ and $T_A = 25 °C$ unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to COM. The V_0 and I_0 parameters are referenced to respective V_S and COM and are applicable to the respective output leads HO or LO. The V_{CCUV} parameters are referenced to COM. The V_{BSUV} parameters are referenced to V_S.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
V_{DDUV^+}	V _{DD} supply undervoltage positive going threshold	_	2.85	3.1		
V _{DDUV} -	V _{DD} supply undervoltage negative going threshold	2.55	2.75	_		
V _{DDUVHY}	V _{DD} supply undervoltage hysteresis	0.05	0.09	_		
$V_{\rm BSUV^+}$	V _{BS} supply undervoltage positive going threshold	8	8.9	9.8	V	
V _{BSUV} -	V _{BS} supply undervoltage negative going threshold	7.3	8	8.7		
V_{BSUVHY}	V _{BS} supply undervoltage hysteresis	_	0.9	_		
V_{CCUV^+}	V _{cc} supply undervoltage positive going threshold	8	8.9	9.8		
V _{CCUV-}	V _{cc} supply undervoltage negative going threshold	7.3	8	8.7		
V_{CCUVHY}	V _{cc} supply undervoltage hysteresis	_	0.9	_		
I _{LK}	High-side floating well offset supply leakage	_	1	12.5		$V_{B} = V_{S} = 650 V$
I _{QBS}	Quiescent V _{BS} supply current		150	230	uA	$V_{IN}=0$ V or $V_{IN}=V_{DD}$
l _{QCC}	Quiescent V _{cc} supply current		600	900	uA	
I _{QDD}	Quiescent V _{DD} supply current	_	110	200		
V _{OH}	High level output voltage drop, V_{cc} - V_{LO} , V_{B} - V_{HO}	_		0.15	v	l = 20 m
V _{OL}	Low level output voltage drop, V _o		_	0.15	v	I _o =20 mA
I_{o+mean}	Mean output current from 4.5 V to 7.5 V	1.6	2.25	_		C _L = 61 nF
I _{o+}	Peak output current turn-on ¹	_	2.5	_	A	V ₀ =0V PW≤10μs
I _{o-mean}	Mean output current from 7.5 V to 4.5 V	1.6	2.25	_		C _L = 61 nF
۱ ₀ -	Peak output current turn-off ¹	_	2.5	_		V₀ = 15 V PW ≤ 10 μs
V _{IH}	Logic "1" input voltage (HIN, LIN & SD)	70			%	of V_{DD}
VIL	Logic "0" input voltage (HIN, LIN & SD)	_	-	30	70	
I _{IN+}	Input bias current (HIN, LIN & SD)	_	215	270	μA	$V_{IN} = V_{DD}$
I _{IN-}	Input bias current (HIN, LIN & SD)	_		5	μΛ	$V_{IN} = 0 V$
V_{FBSD}	Bootstrap diode forward voltage between Vcc and VB	_	0.9	1.2	V	I _F =0.3 mA
I _{FBSD}	Bootstrap diode forward current between Vcc and VB	45	82	—	mA	V _{CC} -V _B =4 V
R_{BSD}	Bootstrap diode resistance	10	27	40	Ω	V _{F1} =4V,V _{F2} =5 V
V_{S}	Allowable Negative VS pin voltage for IN Signal propagation to HO	_	-11	-10	v	Vcc=15 V

Table 4	Static electrical characteristics

 $^{\rm 1}$ Not subjected to production test, verified by characterization.



4.4 Dynamic electrical characteristics

 $(V_{DD} - V_{SS}) = (V_{CC} - COM) = (V_B - V_S) = 15 V$, $V_{SS} = COM$, $T_A = 25 \text{ °C}$ and $C_L = 1000 \text{ pF}$ unless otherwise specified.

Table 5Dynamic electrical characteristics

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions	
t _{on}	Turn-on propagation delay	—	90	110			
t_{OFF}	Turn-off propagation delay	—	90	110	V _s = 0V or 650		
t_{SD}	Shutdown propagation delay	_	100	120			
t _R	Turn-on rise time	_	25	35	ns	ns V _s = 0V	
t⊧	Turn-off fall time	—	17	25			
МТ	Delay matching time (HS & LS turn- on/off)	_	_	10			



5 Application information and additional details

5.1 IGBT / MOSFET gate drive

The 2ED2110S06M HVIC is designed to drive MOSFET or IGBT power devices. Figures 4 and 5 illustrate several parameters associated with the gate drive functionality of the HVIC. The output current of the HVIC, used to drive the gate of the power switch, is defined as I_0 . The voltage that drives the gate of the external power switch is defined as V_{H0} for the high-side power switch and V_{L0} for the low-side power switch; this parameter is sometimes generically called V_{OUT} and in this case does not differentiate between the high-side or low-side output voltage.




Figure 4 HVIC


HVIC Sourcing current

Figure 5

HVIC Sinking current

5.2 Switching and timing relationships

The relationships between the input and output signals of the 2ED2110S06M are illustrated below in Figure 6 and Figure 7. From these figures, we can see the definitions of several timing parameters (i.e. t_{ON} , t_{OFF} , t_R , and t_F) associated with this device.





5.3 Matched propagation delays

The 2ED2110S06M is designed with propagation delay matching circuitry. With this feature, the IC's response at the output to a signal at the input requires approximately the same time duration (i.e., t_{ON} , t_{OFF}) for both the low-side channels and the high-side channels; the maximum difference is specified by the delay matching parameter (MT). The propagation turn-on delay (t_{ON}) of the 2ED2110S06M is matched to the propagation turn-on delay (t_{OFF}).




Figure 8 Delay matching waveform definition

5.4 Enable or shutdown input

2ED2110S06M provides an enable functionality that allows to shutdown or to enable the output. When SD in pulled up (the enable voltage is higher than V_{IH}) the output is disable, pulling SD low (the enable voltage is lower than V_{IL}) the output is able to operate normally. The relationships between the input, output and shutdown signals of the 2ED2110S06M are illustrated in Figure 9. From these figures, we can see the definition of the parameter (i.e. t_{SD}) associated with this device.




Figure 9 Shutdown waveform definitions

5.5 Input logic compatibility

The input pins of are based on a TTL and CMOS compatible input-threshold logic that is independent of the Vcc supply voltage. Figure 10 illustrates an input signal to the 2ED2110S06M, its input threshold values, and the logic state of the IC as a result of the input signal. The 2ED2110S06M features floating input protection wherein if any



of the input pin is left floating, the output of the corresponding stage is held in the low state. This is achieved using pull-down resistors on all the input pins (HIN, LIN) as shown in the block diagram.




Figure 10 HIN & LIN input thresholds

5.6 Undervoltage lockout

This IC provides undervoltage lockout protection on both the V_{CC} (logic and low-side circuitry) power supply and the V_{BS} (high-side circuitry) power supply. Figure 11 is used to illustrate this concept; V_{CC} (or V_{BS}) is plotted over time and as the waveform crosses the UVLO threshold ($V_{CCUV+/-}$ or $V_{BSUV+/-}$) the undervoltage protection is enabled or disabled.

Upon power-up, should the V_{cc} voltage fail to reach the V_{CCUV+} threshold, the IC won't turn-on. Additionally, if the V_{cc} voltage decreases below the V_{CCUV-} threshold during operation, the undervoltage lockout circuitry will recognize a fault condition and shutdown the high and low-side gate drive outputs.

Upon power-up, should the V_{BS} voltage fail to reach the V_{BSUV+} threshold, the IC won't turn-on. Additionally, if the V_{BS} voltage decreases below the V_{BSUV-} threshold during operation, the undervoltage lockout circuitry will recognize a fault condition, and shutdown the high-side gate drive outputs of the IC.

The UVLO protection ensures that the IC drives the external power devices only when the gate supply voltage is sufficient to fully enhance the power devices. Without this feature, the gates of the external power switch could be driven with a low voltage, resulting in the power switch conducting current while the channel impedance is high; this could result in very high conduction losses within the power device and could lead to power device failure.




Figure 11 UVLO protection


5.7 Bootstrap diode

An ultra-fast bootstrap diode is monolithically integrated for establishing the high side supply. The differential resistor of the diode helps to avoid extremely high inrush currents when initially charging the bootstrap





capacitor. The integrated diode with its resistance helps save cost and improve reliability by reducing external components as shown below figures 12 and 13.



The low ohmic current limiting resistor provides essential advantages over other competitor devices with high ohmic bootstrap structures. A low ohmic resistor such as in the 2ED2110S06M family allows faster recharching of the bootstrap capacitor during periods of small duty cycles on the low side transistor. The bootstrap diode is usable for all kind power electronic converters. The bootstrap diode is a real pn-diode and is temperature robust. It can be used at high temperatures with a low duty cycle of the low side transistor.

The bootstrap diode of the 2ED2110S06M family works with all control algorithms of modern power electronics, such as trapezoidal or sinusoidal motor drives control.

5.8 Calculating the bootstrap capacitance C_{BS}

Bootstrapping is a common method of pumping charges from a low potential to a higher one. With this technique a supply voltage for the floating high side sections of the gate drive can be easily established according to Figure 14. This method has the advantage of being simple and low cost but may force some limitations on duty-cycle and on-time since they are limited by the requirement to refresh the charge in the bootstrap capacitor. Proper capacitor choice can reduce drastically these limitations.




Figure 14 Half bridge bootstrap circuit in 2ED2110S06M



When the low side MOSFET turns on, it will force the potential of pin V_s to GND. The existing difference between the voltage of the bootstrap capacitor V_{CBS} and V_{CC} results in a charging current I_{BS} into the capacitor C_{BS} . The current I_{BS} is a pulse current and therefore the ESR of the capacitor C_{BS} must be very small in order to avoid losses in the capacitor that result in lower lifetime of the capacitor. This pin is on high potential again after low side is turned off and high side is conducting current. But now the bootstrap diode D_{BS} blocks a reverse current, so that the charges on the capacitor cannot flow back to the capacitor C_{VCC} . The bootstrap diode D_{BS} also takes over the blocking voltage between pin V_B and V_{CC} . The voltage of the bootstrap capacitors can now supply the high side gate drive sections. It is a general design rule for the location of bootstrap capacitors C_{BS} , that they must be placed as close as possible to the IC. Otherwise, parasitic resistors and inductances may lead to voltage spikes, which may trigger the undervoltage lockout threshold of the individual high side driver section. However, all parts of the 2ED2110S06M family, which have the UVLO also contain a filter at each supply section in order to actively avoid such undesired UVLO triggers.

The current limiting resistor R_{BS} according to Figure 14 reduces the peak of the pulse current during the low side MOSFET turn-on. The pulse current will occur at each turn-on of the low side MOSFET, so that with increasing switching frequency the capacitor C_{BS} is charged more frequently. Therefore a smaller capacitor is suitable at higher switching frequencies. The bootstrap capacitor is mainly discharged by two effects: The high side quiescent current and the gate charge of the high side MOSFET to be turned on.

The minimum size of the bootstrap capacitor is given by

$$C_{BS} = \frac{Q_{GTOT}}{\Delta V_{BS}}$$

 ΔV_{BS} is the maximum allowable voltage drop at the bootstrap capacitor within a switching period, typically 1 V. It is recommended to keep the voltage drop below the undervoltage lockout (UVLO) of the high side and limit

$$\Delta V_{\text{BS}} \leq (V_{\text{CC}} - V_{\text{F}} - V_{\text{GSmin}} - V_{\text{DSon}})$$

 $V_{GSmin} > V_{BSUV-}$, V_{GSmin} is the minimum gate source voltage we want to maintain and V_{BSUV-} is the high-side supply undervoltage negative threshold.

 V_{cc} is the IC voltage supply, V_F is bootstrap diode forward voltage and V_{DSon} is drain-source voltage of low side MOSFET.

Please note, that the value Q_{GTOT} may vary to a maximum value based on different factors as explained below and the capacitor shows voltage dependent derating behavior of its capacitance.

The influencing factors contributing $V_{\mbox{\tiny BS}}$ to decrease are:

- MOSFET turn on required Gate charge (Q_G)
- MOSFET gate-source leakage current (I_{LK_GS})
- Floating section quiescent current (I_{QBS})
- Floating section leakage current (I_{LK})
- Bootstrap diode leakage current (I_{LK_DIODE})
- Charge required by the internal level shifters (Q_{LS}): typical 1nC
- Bootstrap capacitor leakage current ($I_{\text{LK}_\text{CAP}})$
- High side on time (T_{HON})

Considering the above,

$$Q_{GTOT} = Q_G + Q_{LS} + (I_{QBS} + I_{LK_{GS}} + I_{LK} + I_{LK_{DIODE}} + I_{LK_{CAP}}) * T_{HON}$$



 I_{LK_CAP} is only relevant when using an electrolytic capacitor and can be ignored if other types of capacitors are used. It is strongly recommend using at least one low ESR ceramic capacitor (paralleling electrolytic capacitor and low ESR ceramic capacitor may result in an efficient solution).

The above C_{BS} equation is valid for pulse by pulse considerations. It is easy to see, that higher capacitance values are needed, when operating continuously at small duty cycles of low side. The recommended bootstrap capacitance is therefore in the range up to 4.7 μ F for most switching frequencies. The performance of the integrated bootstrap diode supports the requirement for small bootstrap capacitances.

5.9 Tolerant to negative transients on input pins

Typically the driver's ground pin is connected close to the source pin of the MOSFET or IGBT. The microcontroller which sends the HIN and LIN PWM signals refers to the same ground and in most cases there will be an offset voltage between the microcontroller ground pin and driver ground because of ground bounce. The 2ED2110S06M family can handle negative voltage spikes up to 5 V. The recommended operating level is at negative 4 V with absolute maximum of negative 5 V. Standard half bridge or high-side/low-side drivers only allow negative voltage levels down to -0.3 V. The 2ED2110S06M family has much better noise immunity capability on the input pins.




Figure 15 Negative voltage tolerance on inputs of up to -5 V

5.10 Negative voltage transient tolerance of VS pin

A common problem in today's high-power switching converters is the transient response of the switch node's voltage as the power switches transition on and off quickly while carrying a large current. A typical 3-phase inverter circuit is shown in Figure 16, here we define the power switches and diodes of the inverter. If the high-side switch (e.g., the IGBT Q1 in Figures 16 and 17) switches from on to off, while the U phase current

is flowing to an inductive load, a current commutation occurs from high-side switch (Q1) to the diode (D2) in parallel with the low-side switch of the same inverter leg. At the same instance, the voltage node V_{s1}, swings from the positive DC bus voltage to the negative DC bus voltage.







Figure 16 Three phase inverter

Also when the V phase current flows from the inductive load back to the inverter (see Figures 17 C) and D)), and Q4 IGBT switches on, the current commutation occurs from D3 to Q4. At the same instance, the voltage node, V_{S2} , swings from the positive DC bus voltage to the negative DC bus voltage.

However, in a real inverter circuit, the VS voltage swing does not stop at the level of the negative DC bus, rather it swings below the level of the negative DC bus. This undershoot voltage is called "negative V_s transient"



The circuit shown in Figure 18-A depicts one leg of the three phase inverter; Figures 18-B and 18-C show a simplified illustration of the commutation of the current between Q1 and D2. The parasitic inductances in the power circuit from the die bonding to the PCB tracks are lumped together in L_c and L_E for each IGBT. When the high-side switch is on, V_{S1} is below the DC+ voltage by the voltage drops associated with the power switch and the parasitic elements of the circuit. When the high-side power switch turns off, the load current momentarily flows in the low-side freewheeling diode due to the inductive load connected to V_{S1} (the load is not shown in these figures). This current flows from the DC- bus (which is connected to the COM pin of the HVIC) to the load and a negative voltage between V_{S1} and the DC- Bus is induced (i.e., the COM pin of the HVIC is at a higher potential than the V_S pin).






Figure 18 Figure A shows the Parasitic Elements. Figure B shows the generation of V_s positive. Figure C shows the generation of V_s negative

5.11 NTSOA – Negative Transient Safe Operating Area

In a typical motor drive system, dV/dt is typically designed to be in the range of 3 – 5 V / ns. The negative VS transient voltage can exceed this range during some events such as short circuit and over-current shutdown, when di/dt is greater than in normal operation.

Infineon's HVICs have been designed for the robustness required in many of today's demanding applications. An indication of the 2ED2110S06M's robustness can be seen in Figure 19, where the 2ED2110S06M's Safe Operating Area is shown at V_{BS} =15 V based on repetitive negative VS spikes. A negative VS transient voltage falling in the grey area (outside SOA) may lead to IC permanent damage; vice versa unwanted functional anomalies or permanent damage to the IC do not appear if negative Vs transients fall inside the SOA.




Figure 19 Negative VS transient SOA for 2ED2110S06M @ VBS=15 V

Even though the 2ED2110S06M has been shown able to handle these large negative VS transient conditions, it is highly recommended that the circuit designer always limit the negative VS transients as much as possible by careful PCB layout and component use.



5.12 Higher headroom for input to output signal transmission with logic operation upto -11 V

If there is not enough voltage for the level shifter to transmit a valid signal to the high side. High side driver doesn't turn on. The level shifter circuit is with respect to COM (refer to Block Diagram on page 4), the voltage from V_B to COM is the supply voltage of level shifter. Under the condition of VS is negative voltage with respect to COM, the voltage of VS - COM is decreased, as shown in Figure 20. There is a minimum operational supply voltage of level shifter is too low, the level shifter cannot pass through HIN signal to HO. If $V_B - V_S$ voltage is different, the minimum VS voltage changes accordingly.




Figure 20 Headroom for HV level shifter data transmission

5.13 Maximum switching frequency

The 2ED2110S06M family is capable of switching at higher frequencies as compared to standard half-bridge or high side / low side gate drivers. They are available in PG-DSO-16 package. It is essential to ensure that the component is not thermally overloaded when operating at higher frequencies. This can be checked by means of the thermal resistance junction to ambient and the calculation or measurement of the dissipated power. The thermal resistance is given in the datasheet (section 4) and refers to a specific layout. Changes of this layout may lead to an increased thermal resistance, which will reduce the total dissipated power of the driver IC. One should therefore do temperature measurements in order to avoid thermal overload under application relevant conditions of ambient temperature and housing.

The maximum chip temperature $T_{\mbox{\tiny J}}$ can be calculated with

 $T_J = Pd \cdot Rth_{JA} + T_{A_max}$, where T_{A_max} is the maximum ambient temperature.

The dissipated power Pd by the driver IC is a combination of several sources. These are explained in detail in the application note "Advantages of Infineon's Silicon on Insulator (SOI) technology based High Voltage Gate Driver ICs (HVICs)"

The output section is the major contributor for the power dissipation of the gate driver IC. The external gate resistors also contribute to the power dissipation of the gate driver IC. The bigger the external gate resistor, the smaller the power dissipation in the gate driver.


The losses of the output section are calculated by means of the total gate charge of the power MOSFET or IGBT it is driving Q_{gtot} , the supply voltage V_{CC} , the switching frequency f_P , and the ext. gate resistor R_{gon} and R_{goff} . Different cases for turn-on and turn-off must be considered, because many designs use different resistors for turn-on and turn-off. This leads to a specific distribution of losses in respect to the external gate resistor R_{gxx_ext} and the internal resistances (R_{on_int} and R_{off_int}) of the output section.

Turn on losses:
$$Pdon = \frac{2}{2} \times Q_{gtot} \times V_{cc} \times f_p \times \frac{Ron_int}{Ron_int + Rgon_ext}$$



Turn off losses: $Pdoff = \frac{2}{2} \times Q_{gtot} \times V_{cc} \times f_p \times \frac{Roff_{int}}{Roff_{int} + Rgoff_{ext}}$

The above two losses are then added to the remaining static losses within the gate driver IC and we arrive at the below figure as example which estimates the gate driver IC temperature rise when switching a given MOSFET at different switching frequencies.



* Assumptions for above curves: LLC topology, Power switch = IPP60R600P6, $T_a = 25 \text{ °C}$, $V_{BUS} = 400 \text{ V}$, $V_{CC} = 12 \text{ V}$, $R_{gon} = 3.9 \Omega$, $R_{goff} = 1 \Omega$

Figure 21 Estimated temperature rise in the 2ED2110S06M family gate drivers for different switching frequencies when switching CoolMOS[™]SJ MOSFETs

5.14 PCB layout tips

<u>Distance between high and low voltage components</u>: It's strongly recommended to place the components tied to the floating voltage pins (V_B and V_S) near the respective high voltage portions of the device. Please see the Case Outline information in this datasheet for the details.

<u>Ground Plane</u>: In order to minimize noise coupling, the ground plane should not be placed under or near the high voltage floating side.

<u>Gate Drive Loops</u>: Current loops behave like antennas and are able to receive and transmit EM noise (see Figure 22). In order to reduce the EM coupling and improve the power switch turn on/off performance, the gate drive loops must be reduced as much as possible. Moreover, current can be injected inside the gate drive loop via the IGBT collector-to-gate parasitic capacitance. The parasitic auto-inductance of the gate loop contributes to developing a voltage across the gate-emitter, thus increasing the possibility of a self turn-on effect.






Figure 22 Avoid antenna loops

<u>Supply Capacitor</u>: It is recommended to place a bypass capacitor (C_{IN}) between the V_{CC} and COM pins. A ceramic 1µF ceramic capacitor is suitable for most applications. This component should be placed as close as possible to the pins in order to reduce parasitic elements.

<u>Routing and Placement</u>: Power stage PCB parasitic elements can contribute to large negative voltage transients at the switch node; it is recommended to limit the phase voltage negative transients. In order to avoid such conditions, it is recommended to 1) minimize the high-side emitter to low-side collector distance, and 2) minimize the low-side emitter to negative bus rail stray inductance. However, where negative VS spikes remain excessive, further steps may be taken to reduce the spike. This includes placing a resistor (5 Ω or less) between the VS pin and the switch node (see Figure 23 - A), and in some cases using a clamping diode between COM and V_s (see Figure 23- B). See DT04-4 at www.infineon.com for more detailed explanations.





Figure 23 Resistor between the VS pin and the switch node and clamping diode between COM and Vs



6 Parameters Trend Charts

Figures illustrated in this chapter provide information on the experimental performance of the 2ED2110S06M. The line plotted in each figure is generated from actual lab data unless otherwise specified. A large number of individual samples were tested sweeping V_{DD}, V_{BIAS} and temperature in order to generate the experimental curve. The individual data points on the Typ. curve were determined by calculating the averaged experimental value of each parameter.










Figure 25 Turn-Off Delay Time






2ED2110S06M


650 V high-side and low-side driver with integrated bootstrap diode



















Figure 30 Logic "0" Input Threshold





















Figure 34 V_{cc} Supply Current










Figure 36 Logic "1" Input Bias Current




Figure 37 Logic "0" Input Bias Current




Figure 38 V_{BS} Undervoltage Lockout








Figure 39 V_{cc} Undervoltage Lockout












Figure 42 T_J vs Frequency






Figure 43 T_J vs Frequency





Figure 44 Negative V_s vs V_{cc}









7 Qualification information¹

Table 6Qualification information

Qualification level			Industrial ²			
		Note: This family of ICs has passed JEDEC's Industrial				
		qualification. Consumer qualification level is granted by extension of the higher Industrial level.				
Moisture sensitivity level		DSO-16	MSL3 ³ , 260°C (per IPC/JEDEC J-STD-020)			
ESD	Charged device model	Class C3 (1.0 kV) (per ANSI/ESDA/JEDEC JS-002-2018)				
230	Human body model	Class 2 (2 kV) (per ANSI/ESDA/JEDEC JS-001-2017)				
IC latch-up test		Class II Level A (per JESD78E)				
RoHS compliant		Yes				

8 Related products

Table 7

Product	Description
Gate Driver ICs	
<u>6EDL04I06 /</u>	600 V, 3 phase level shift thin-film SOI gate driver with integrated high speed, low R _{DS(ON)} bootstrap
6EDL04N06	diodes with over-current protection (OCP), 240/420 mA source/sink current drive, Fault reporting,
	and Enable for MOSFET or IGBT switches.
2EDL23I06 /	600 V, Half-bridge thin-film SOI level shift gate driver with integrated high speed, low
2EDL23N06	RDSON bootstrap diode, with over-current protection (OCP), 2.3/2.8 A source/sink current driver,
	and one pin Enable/Fault function for MOSFET or IGBT switches.
Power Switches	
<u>IKD04N60R / RF</u>	600 V TRENCHSTOP™ IGBT with integrated diode in PG-TO252-3 package
IKD06N65ET6	650 V TRENCHSTOP™ IGBT with integrated diode in DPAK
IPD65R950CFD	650 V CoolMOS CFD2 with integrated fast body diode in DPAK
IPN50R950CE	500 V CoolMOS CE Superjunction MOSFET in PG-SOT223 package
iMOTION™ Contro	ollers
IRMCK099	iMOTION [™] Motor control IC for variable speed drives utilizing sensor-less Field Oriented Control
	(FOC) for Permanent Magnet Synchronous Motors (PMSM).
<u>IMC101T</u>	High performance Motor Control IC for variable speed drives based on field oriented control (FOC
	of permanent magnet synchronous motors (PMSM).

¹ Qualification standards can be found at Infineon's web site <u>www.infineon.com</u>

² Higher qualification ratings may be available should the user have such requirements. Please contact your Infineon sales representative for further information.

³ Higher MSL ratings may be available for the specific package types listed here. Please contact your Infineon sales representative for further information.



9 Package details





Figure 46 16 - Lead DSO (2ED2110S06M)



10 Part marking information







11 Additional documentation and resources

Several technical documents related to the use of HVICs are available at <u>www.infineon.com</u>; use the Site Search function and the document number to quickly locate them. Below is a short list of some of these documents.

Application Notes: <u>Understanding HVIC Datasheet Specifications</u> <u>HV Floating MOS-Gate Driver ICs</u> <u>Use Gate Charge to Design the Gate Drive Circuit for Power MOSFETs and IGBTs</u> <u>Bootstrap Network Analysis: Focusing on the Integrated Bootstrap Functionality</u>

Design Tips: <u>Using Monolithic High Voltage Gate Drivers</u> <u>Alleviating High Side Latch on Problem at Power Up</u> <u>Keeping the Bootstrap Capacitor Charged in Buck Converters</u> <u>Managing Transients in Control IC Driven Power Stages</u> <u>Simple High Side Drive Provides Fast Switching and Continuous On-Time</u>

11.1 Infineon online forum resources

The Gate Driver Forum is live at Infineon Forums (<u>www.infineonforums.com</u>). This online forum is where the Infineon gate driver IC community comes to the assistance of our customers to provide technical guidance – how to use gate drivers ICs, existing and new gate driver information, application information, availability of demo boards, online training materials for over 500 gate driver ICs. The Gate Driver Forum also serves as a repository of FAQs where the user can review solutions to common or specific issues faced in similar applications.

Register online at the Gate Driver Forum and learn the nuances of efficiently driving a power switch in any given power electronic application.



12 Revision history

Document version	Date of release	Description of changes
2.2	Aug 23, 2021	Final Datasheet
2.3	Oct 29, 2021	Corrected ESD and IC latch-up test stardard on page 20.
2.4	Jul 21, 2022	Updated boostrap specs on page 7.
2.5	Jan 31, 2023	Inserted "Parameters Trend Charts" paragraph