

2N5484, 2N5485, 2N5486 N-Channel JFET

Features

- InterFET [N0026S Geometry](#)
- Low Noise: 4 nV/√Hz Typical
- Low Ciss: 4.3pF Typical
- Low Leakage: 10pA Typical
- RoHS Compliant
- SMT, TH, and Bare Die Package options.



Applications

- VHF/UHF Amplifiers



Description

The -25V InterFET 2N5484, 2N5485, and 2N5486 are targeted for low noise low leakage VHF/UHF amplifier designs. Gate leakages are typically less than 10pA at room temperatures.

SOT23 Top View



TO-92 Bottom View



Product Summary

Parameters	2N5484 Min	2N5485 Min	2N5486 Min	Unit
BV _{GSS} Gate to Source Breakdown Voltage	-25	-25	-25	V
I _{DSS} Drain to Source Saturation Current	1	4	8	mA
V _{GS(off)} Gate to Source Cutoff Voltage	-0.3	-0.5	-2	V
G _{Fs} Forward Transconductance	2500	3000	3500	μS

Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
2N5484; 2N5485; 2N5486	Through-Hole	TO-92	Bulk
SMP5484; SMP5485; SMP5486	Surface Mount	SOT23	Bulk
SMP5484TR; SMP5485TR; SMP5486TR	7" Tape and Reel: Max 3,000 Pieces 13" Tape and Reel: Max 9,000 Pieces	SOT23	Minimum 1,000 Pieces Tape and Reel
2N5484COT; 2N5485COT; 2N5486COT	Chip Orientated Tray (COT Waffle Pack)	COT	400/Waffle Pack
2N5484CFT; 2N5485CFT; 2N5486CFT	Chip Face-up Tray (CFT Waffle Pack)	CFT	400/Waffle Pack



Disclaimer: It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.

Electrical Characteristics

Maximum Ratings (@ $T_A = 25^\circ\text{C}$, Unless otherwise specified)

Parameters	Value	Unit
V_{RGS} Reverse Gate Source and Gate Drain Voltage	-25	V
I_{FG} Continuous Forward Gate Current	-25	mA
P_D Continuous Device Power Dissipation	360	mW
P Power Derating	3.27	mW/ $^\circ\text{C}$
T_J Operating Junction Temperature	-55 to 125	$^\circ\text{C}$
T_{STG} Storage Temperature	-65 to 200	$^\circ\text{C}$

Static Characteristics (@ $T_A = 25^\circ\text{C}$, Unless otherwise specified)

Parameters	Conditions	2N5484		2N5485		2N5486		Unit
		Min	Max	Min	Max	Min	Max	
$V_{(BR)GSS}$ Gate to Source Breakdown Voltage	$V_{DS} = 0V, I_G = 1\mu\text{A}$	-25		-25		-25		V
I_{GSS} Gate to Source Reverse Current	$V_{GS} = -20V, V_{DS} = 0V, T_A = 25^\circ\text{C}$		-1		-1		-1	nA
	$V_{GS} = -20V, V_{DS} = 0V, T_A = 100^\circ\text{C}$		-0.2		-0.2		-0.2	μA
$V_{GS(OFF)}$ Gate to Source Cutoff Voltage	$V_{DS} = 15V, I_D = 10\text{nA}$	-0.3	-3	-0.5	-4	-2	-6	V
I_{DSS} Drain to Source Saturation Current	$V_{DS} = 15V, V_{GS} = 0V$ (Pulsed)	1	5	4	10	8	20	mA

Dynamic Characteristics (@ $T_A = 25^\circ\text{C}$, Unless otherwise specified)

Parameters	Conditions	2N5484		2N5485		2N5486		Unit
		Min	Max	Min	Max	Min	Max	
G_{FS} Forward Transconductance	$V_{DS} = 15V, V_{GS} = 0V, f = 100\text{MHz}$	2500						μS
	$V_{DS} = 15V, V_{GS} = 0V, f = 400\text{MHz}$			3000		3500		
G_{OS} Output Conductance	$V_{DS} = 15V, V_{GS} = 0V, f = 100\text{MHz}$		75					μS
	$V_{DS} = 15V, V_{GS} = 0V, f = 400\text{MHz}$				100		100	
C_{iss} Input Capacitance	$V_{DS} = 15V, V_{GS} = 0V, f = 1\text{MHz}$		5		5		5	pF
C_{rss} Reverse Transfer Capacitance	$V_{DS} = 15V, V_{GS} = 0V, f = 1\text{MHz}$		1		1		1	pF
C_{oss} Output Capacitance	$V_{DS} = 15V, V_{GS} = 0V, f = 1\text{MHz}$		2		2		2	pF


SOT23 (TO-236AB) Mechanical and Layout Data

Package Outline Data



1. All linear dimensions are in millimeters.
2. Package weight approximately 0.12 grams
3. Molded plastic case UL 94V-0 rated
4. For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
5. Bulk product is shipped in standard ESD shipping material
6. Refer to JEDEC standards for additional information.

Suggested Pad Layout



1. All linear dimensions are in millimeters.
2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.