


2N6071A/B Series






Pin Out








Description

Designed primarily for full-wave AC control applications, such as light dimmers, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

Features

- Sensitive Gate Triggering Uniquely Compatible for Direct Coupling to TTL, HTL, CMOS and Operational Amplifier Integrated Circuit Logic Functions
- Gate Triggering: 4 Mode -2N6071A, B; 2N6073A, B; 2N6075A, B
- Blocking Voltages to 600 V
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermopad Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Lead-free package available

Functional Diagram



Additional Information





ces Samples

Thyristors Surface Mount - 200V-600W > 2N6071A/B Series

Maximum Ratings and Thermal Characteristics (T₁ = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage (Note 1) (T _J = -40 to 110°C, Sine Wave, 50 to 60 Hz, Gate Open) 2N6071A,B 2N6073A,B 2N6075A,B	V _{DRM} , V _{RRM}	200 400 600	-
*On-State RMS Current ($T_c = 85^{\circ}$ C) Full Cycle Sine Wave 50 to 60 Hz	I _{T(RMS)}	4.0	А
*Peak Non-repetitive Surge Current (One Full cycle, 60 Hz, $T_J = +110$ °C)	I _{TSM}	30	А
Circuit Fusing Considerations (t = 8.3 ms)	l _{2t}	3.7	A2s
*Peak Gate Power (Pulse Width "1.0 μ s, $T_{\rm C}$ = 85°C)	P _{GM}	10	W
*Average Gate Power (t = 8.3 ms, T_c = 85°C)	P _{G(AV)}	0.5	W
*Peak Gate Voltage (Pulse Width "1.0 μs, T _C = 85°C)	V _{GM}	5.0	V
*Operating Junction Temperature Range	T _J	-40 to +110	°C
*Storage Temperature Range	T _{stg}	-40 to +150	°C
Mounting Torque (6-32 Screw) (Note 2)	_	8.0	in. lb.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Thermal Characteristics

Rating	Symbol	Value	Unit
*Thermal Resistance, Junction to Case	R _{suc}	3.5	°C/W
Thermal Resistance, Junction to Ambient (Note 1)	R _{RJA}	75	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T _L	260	°C

^{*}Indicates JEDEC Registered Data

Electrical Characteristics - OFF (T_c = 25°C unless otherwise noted; Electricals apply in both directions)

Characteristic		Symbol	Min	Тур	Max	Unit
*Peak Repetitive Blocking CurrentTJ = 25°C (VD = VDRM = VRRM;	TJ = 25°C	IDRM,	-	-	10	μΑ
Gate Open)TJ = 110°C	TJ = 110°C	IRRM	-	-	2	mA

Electrical Characteristics - ON (TC = 25°C unless otherwise noted; Electricals apply in both directions)

Characteristic		Symbol	Min	Тур	Max	Unit
*Peak On-State Voltage (Note 3) (I _{TM} = ±6.0 A Peak)		С	-	-	2	V
*Gate Trigger Voltage (Continuous DC), All Quadrants (Main Terminal Voltage = 12 Vdc, R_1 = 100 Ω , T_2 = -40 °C)		VGT	-	1.4	2.5	V
Gate Non-Trigger Voltage, All Quadrants (Main Terminal Voltage = 12 Vdc, RL = 100 Ω, TJ = 110°C)		VGD	.02	-	-	V
*Holding Current $T_1 = -40$ °C		11.1	-	-	30	A
(Main Terminal Voltage = 12 Vdc, Gate Open, Initiating Current = ±1 Adc)			-	-	15	mA mA
Turn-On Time (I _{TM} = 14 Adc, I _{GT} = 100 mAdc)		tgt	-	1.5	-	μs
				QUAD (Maximu		

	(iviaximum value)					
IGT @ TJ	I mA	II mA	III mA	ı		
+25°C	5	5	5			

	Туре	IGT @ TJ	I mA	II mA	III mA	IV mA
Gate Trigger Current (Continuous DC) (Main Terminal Voltage = 12 Vdc, RL = 100 Ω)	2N6071A 2N6073A	+25°C	5	5	5	10
	2N6075A	-40°C	20	20	20	30
	2N6071B 2N6073B	+25°C	3	3	3	5
	2N6075B	-40°C	15	15	15	20

^{3.} Pulse Test: Pulse Width ≤ 2.0 ms, Duty Cycle ≤ 2%.


^{1.} Yound and Vend, for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.
2. Torque rating applies with use of a compression washer. Mounting torque in excess of 6 in. lb. does not appreciably lower case-to-sink thermal resistance. Main terminal 2 and heatsink contact pad are common.


^{*}Indicates JEDEC Registered Data.

Dynamic Characteristics

Characteristic	Symbol	Min	Тур	Max	Unit
Critical Rate of Rise of Commutation Voltage $@V_{DRM}$ $T_J = 85^{\circ}$ C, Gate Open, $I_{TM} = 5.7$ A, Exponential Waveform, Commutating di/dt = 2.0 A/ms	dv/dt(c)	-	5	10	V/µs

SAMPLE APPLICATION: TTL-Sensitive Gate 4 Ampere Triac Triggers in Modes II and III






Trigger devices are recommended for gating on Triacs. They provide:

- 1. Consistent predictable turn-on points.
- Simplified circuitry.
 Fast turn-on time for cooler, more efficient and reliable operation.

Voltage Current Characteristic of Triacs (Bidirectional Device)

Symbol	Parameter
V _{DRM}	Peak Repetitive Forward Off State Voltage
I _{DRM}	Peak Forward Blocking Current
V _{RRM}	Peak Repetitive Reverse Off State Voltage
I _{RRM}	Peak Reverse Blocking Current
V _{TM}	Maximum On State Voltage
I _H	Holding Current




Sensitive Gate Logic Reference

IC Logic Functions	Firing Quadrant					
io Logic Functions	1	II	III	IV		
TTL	_	2N6071A Series	2N6071A Series	_		
HTL	_	2N6071A Series	2N6071A Series	_		
CMOS (NAND)	2N6071B Series	_	_	2N6071B Series		
CMOS (Buffer)	_	2N6071B Series	2N6071B Series	_		
Operational Amplifier	2N6071A Series	_	_	2N6071A Series		
Zero Voltage Switch	-	2N6071A Series	2N6071A Series	-		



Quadrant Definitions for a Triac





Ratings and Characteristic Curves

Figure 1. Average Current Derating




Figure 2. RMS Current Derating




Figure 3. Power Dissipation




Figure 4. Power Dissipation




Figure 5. Typical Gate-Trigger Voltage




Figure 6. Typical Gate-Trigger Current






Figure 7. Maximum On-State Characteristics




Figure 8. Typical Holding Current




Figure 9. Maximum Allowable Surge Current




Figure 10. Thermal Response

