

# Si4455

# EASY-TO-USE, LOW-CURRENT OOK/(G)FSK SUB-GHZ TRANSCEIVER

#### Features

- Frequency range = 283–960 MHz
- Receive sensitivity = -116 dBm
- Modulation
  - (G)FSK
    - 00K
- Max output power = +13 dBm
- Low active power consumption
  - 10 mA RX
  - 18 mA TX @ +10 dBm
- Low standby current = 50 nA

#### Applications

- Remote control
- Home security and alarm
- Telemetry
- Garage and gate openers

- Max data rate = 500 kbps
- Power supply = 1.8 to 3.6 V
- TX and RX 64 byte FIFOs
- Automatic frequency control (AFC)
- Automatic gain control (AGC)
- Integrated battery voltage sensor
- Packet handling including
- preamble, sync word detection, and CRC
- Low BOM
- 20-Pin 3x3 mm QFN package
- Remote keyless entry
- Home automation
- Industrial control
- Sensor networks
- Health monitors

#### Description


Silicon Laboratories' Si4455 is an easy-to-use, low current, sub-GHz EZRadio<sup>®</sup> transceiver. Covering all major bands, it combines plug-and-play simplicity with the flexibility needed to handle a wide variety of applications. The compact 3x3 mm package size combined with a low external BOM count makes the Si4455 both space efficient and cost effective. The +13 dBm output power and excellent sensitivity of -116 dBm allows for a longer operating range, while the low current consumption of 18 mA TX (at 10 dBm), 10 mA RX, and 50 nA standby, provides for superior battery life. By fully integrating all components from the antenna to the GPIO or SPI interface to the MCU, the Si4455 makes realizing this performance in an application easy. Design simplicity is further exemplified in the Wireless Development Suite (WDS) user interface module. This configuration module provides simplified programming options for a broad range of applications in an easy to use format that results in both a faster and lower risk development. The Si4455 is capable of supporting major worldwide regulatory standards such as FCC, ETSI, ARIB and China regulatory standards.



Pin Assignments							
		GPI03	GPIO2	XIN	XOUT		
GND	1	20	19	18	17	16	nSEL
SDN	2					15	SDI
RXp	3		<b>C</b> i1	455		14	SDO
RXn	4		514	433		13	SCLK
тх	5					12	nIRQ
GND	6	7	8	9	10	11	GPIO1
		VDD	VDD	GND	GPI00		

Patents pending

#### **Functional Block Diagram**





# TABLE OF CONTENTS

Section	Page
1. Electrical Specifications	
1.1. Definition of Test Conditions	
2. Typical Applications Schematic	
3. Functional Description	
3.1. Receiver Chain	
3.2. Receiver Modem	1
3.3. Synthesizer	1
3.4. Transmitter	
3.5. Crystal Oscillator	
3.5. Crystal Oscillator	
4. Configuration Options and User Interface	
4.1. Radio Configuration Application (RCA) GUI	
4.2. Configuration Options	
4.3 Configuration Commands	2
5. Controller Interface	
5.1. Serial Peripheral Interface	
5. Controller Interface 5.1. Serial Peripheral Interface 5.2. Operating Modes and Timing 5.3. Interrupts 5.4. GPIO	
5.3. Interrupts	
5.4. GPIO	
6 Data Handling and Packet Handler	3
6.1. RX and TX FIFOs	
6.2. Packet Handler	
6.3. Direct Mode	
6.3. Direct Mode	
8. Ordering Information	
9. Package Outline	
10. PCB Land Pattern	
11. Top Marking	
11.1. Si4455 Top Marking	
11.2. Top Marking Explanation	
Document Change List	
Contact Information	
<b>V</b>	



### **1. Electrical Specifications**

#### **Table 1. Recommended Operating Conditions**

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Temperature	T <sub>A</sub>		-40	25	85	°C
Supply Voltage	V <sub>DD</sub>		1.8		3.6	V
I/O Drive Voltage	V <sub>GPIO</sub>		1.8		3.6	V

### Table 2. DC Characteristics<sup>\*</sup>

NotRecon

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Voltage Range	V <sub>DD</sub>		1.8	3.3	3.6	V
Power Saving Modes	I <sub>Shutdown</sub>	RC oscillator, main digital regulator, and low power digital regulator OFF.	_	30	_	nA
	I <sub>Standby</sub>	Register values maintained.	—	50	_	nA
	I <sub>Ready</sub>	Crystal Oscillator and Main Digital Regulator ON, all other blocks OFF.	_	2		mA
	ISPI Active	SPI active state		1.35		mA
TUNE Mode Current	I <sub>Tune_RX</sub>	RX Tune	-	6.5	_	mA
	I <sub>Tune_TX</sub>	TX Tune		6.9	_	mA
RX Mode Current	I <sub>RX</sub>	20		10		mA
TX Mode Current	I <sub>TX</sub>	+10 dBm output power, 868 MHz	_	18	—	mA
		+13 dBm output power, 868 MHz		30	_	mA

All specifications are guaranteed by production test unless otherwise noted. Production are listed in section "1.1. Definition of Test Conditions" on page 11.



#### Table 3. Synthesizer AC Electrical Characteristics<sup>1</sup>

Recommended

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Synthesizer Frequency Range	F <sub>SYN</sub>		283		350	MHz
			425	_	525	MHz
			850	—	960	MHz
Synthesizer Frequency Resolution <sup>2</sup>	F <sub>RES-960</sub>	850–960 MHz	—	114.4	7	Hz
	F <sub>RES-525</sub>	425–525 MHz	_	57.2	_	Hz
	F <sub>RES-350</sub>	283–350 MHz	. +	38.1	_	Hz

#### Notes:

1. All specifications guaranteed by production test unless otherwise noted. Production test conditions and max limits are listed in section "1.1. Definition of Test Conditions" on page 11.

2. Guaranteed by qualification. Qualification test conditions are listed in section "1.1. Definition of Test Conditions" on page 11.



### Table 4. Receiver AC Electrical Characteristics<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RX Frequency	F <sub>RX</sub>		283	_	350	MHz
Range			425		525	MHz
			850		960	MHz
RX Sensitivity	P <sub>RX2</sub>	(BER < 0.1%) (2.4 kbps, GFSK, BT = 0.5, ∆F = ±30 kHz, 114 kHz Rx BW) <sup>2</sup>	_	-116	Ċ	dBm
	P <sub>RX40</sub>	(BER < 0.1%) (40 kbps, GFSK, BT = 0.5, ∆F = ±25 kHz, 114 kHz Rx BW) <sup>2</sup>	—	-108	3	dBm
	P <sub>RX128</sub>	(BER < 0.1%) (128 kbps, GFSK, BT = 0.5, ∆F = ±70 kHz, 305 kHz Rx BW) <sup>2</sup>	_	-103	—	dBm
	P <sub>RXOOK</sub>	(BER < 0.1%, 1 kbps, 185 kHz Rx BW, OOK, PN15 data) <sup>2</sup>	G	-113		dBm
		(BER < 0.1%, 40 kbps, 185 kHz Rx BW, OOK, PN15 data) <sup>2</sup>	_	-102		dBm
RX Channel Bandwidth <sup>2</sup>	BW		40		850	kHz
BER Variation vs Power Level <sup>2</sup>	P <sub>RX_RES</sub>	Up to +5 dBm Input Level		0	0.1	ppm
RSSI Resolution	RES <sub>RSSI</sub>		_	±0.5	_	dB
±1-Ch Offset Selectivity <sup>2</sup>	C/I <sub>1-CH</sub>	Desired Ref Signal 3 dB above sensitiv- ity, BER < 0.1%. Interferer is CW and desired modulated with 1.2 kbps, $\Delta F$ = 5.2 kHz, GFSK with BT= 0.5, RX BW = 58 kHz channel spacing = 100 kHz		-56	_	dB
±2-Ch Offset Selectivity <sup>2</sup>	C/I <sub>2-CH</sub>			-59		dB
Blocking 200 kHz–1 MHz	200K <sub>BLOCK</sub>	Desired Ref Signal 3 dB above sensitiv-	_	-58	_	dB
Blocking 1 MHz Offset <sup>2</sup>	1M <sub>BLOCK</sub>	ity, BER < 0.1%. Interferer is CW and desired modulated with 1.2 kbps	_	-61		dB
Blocking 8 MHz Offset <sup>2</sup>	8M <sub>BLOCK</sub>	$\Delta F = 5.2 \text{ kHz GFSK with BT = 0.5,}$ RX BW = 58 kHz		-79	—	dB
mage Rejection <sup>2</sup>	Im <sub>REJ</sub>	Rejection at the image frequency IF = 468 kHz		-35	—	dB
Spurious Emissions <sup>3</sup>	P <sub>OB_RX1</sub>	Measured at RX pins		-54		dBm

Listed in section "1.1. Definition of Test Conditions" on page 11.
 Guaranteed by qualification. Qualification test conditions are listed in section "1.1. Definition of Test Conditions" on page 11.
 11.

3. Emissions specifications are based on frequency, matching components, and board layout.



Table 5. Transmitter AC Electrical Characteristics<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
TX Frequency Range	F <sub>TX</sub>		283	_	350	MHz
			425		525	MHz
			850		960	MHz
(G)FSK Data Rate <sup>2</sup>	DR <sub>FSK</sub>		1.0	—	500	kbps
OOK Data Rate <sup>2</sup>	DR <sub>OOK</sub>		0.5		120	kbps
Modulation Deviation Range	$\Delta f_{960}$	850–960 MHz	_		500	kHz
	$\Delta f_{525}$	425–525 MHz	+	_	500	kHz
	$\Delta f_{350}$	283–350 MHz	~~		500	kHz
Modulation Deviation Resolution <sup>2</sup>	F <sub>RES-960</sub>	850–1050 MHz	_	114.4		Hz
	F <sub>RES-525</sub>	425–525 MHz	_	57.2	_	Hz
	F <sub>RES-350</sub>	283–350 MHz	—	38.1	_	Hz
Output Power Range <sup>3</sup>	P <sub>TX</sub>		-40	_	+13	dBm
TX RF Output Steps <sup>2</sup>	$\Delta P_{RF_OUT}$	Using switched current match within 6 dB of max power		0.1		dB
TX RF Output Level <sup>2</sup> Variation vs. Temperature	$\Delta P_{RF_{TEMP}}$	–40 to +85 °C	—	1		dB
TX RF Output Level Variation vs. Frequency <sup>2</sup>	$\Delta P_{RF_{FREQ}}$	Measured across 902–928 MHz	_	0.5		dB
Transmit Modulation Filtering <sup>2</sup>	B*T	Gaussian Filtering Bandwith Time Product	_	0.5		
Spurious Emissions <sup>3</sup>	P <sub>OB-TX1</sub>	P <sub>OUT</sub> = +13 dBm, Frequencies < 1 GHz		-54		dBm
$\sim$	P <sub>OB-TX2</sub>	1–12.75 GHz, excluding harmonics		-42		dBm
Harmonics <sup>3</sup>	P <sub>2HARM</sub>	Using reference design TX matching network and filter with max output		-42	_	dBm
	P <sub>3HARM</sub>	power. Harmonics reduce linearly with output output	_	-42	_	dBm

- Listed in the "Production Test Conditions" section in "1.1. Definition of Test Conditions" on page 11.
   Guaranteed by qualification. Qualification test conditions are listed in the "Qualification Test Conditions" section in "1.1. Definition of Test Conditions" on page 11.
- **3.** Output power and emissions specifications are dependent on transmit frequency, matching components, and board layout.



#### Table 6. Auxiliary Block Specifications<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
XTAL Range <sup>2</sup>	XTAL <sub>RANGE</sub>		25		32	MHz
30 MHz XTAL Start-Up time	t <sub>30M</sub>	Using XTAL and board layout in reference design. Start-up time will vary with XTAL type and board layout.	_	250	-	μs
30 MHz XTAL Cap Resolution <sup>3</sup>	30M <sub>RES</sub>		—	70	_C	fF
POR Reset Time	t <sub>POR</sub>		—		5	ms

Notes:

1. All specifications guaranteed by production test unless otherwise noted. Production test conditions and max limits are listed in the "Production Test Conditions" section in "1.1. Definition of Test Conditions" on page 11.

2. XTAL Range tested in production using an external clock source (similar to using a TCXO).

Recommended

**3.** Guaranteed by qualification. Qualification test conditions are listed in the "Qualification Test Conditions" section in "1.1. Definition of Test Conditions" on page 11.



Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Rise Time	T <sub>RISE</sub>	$0.1 \text{ x V}_{DD}$ to $0.9 \text{ x V}_{DD}$ , C <sub>L</sub> = 10 pF, DRV<1:0> = LL		2.3	—	ns
		V <sub>DD</sub> = 3.3 V				
Fall Time	T <sub>FALL</sub>	$0.9 \times V_{DD}$ to 0.1 x V <sub>DD</sub> , C <sub>L</sub> = 10 pF, DRV<1:0> = LL V <sub>DD</sub> = 3.3 V	_	2	Ċ	ns
Input Capacitance	C <sub>IN</sub>			2	Q,	pF
Logic High Level Input Voltage	V <sub>IH</sub>		V <sub>DD</sub> x 0.7	X	)-	V
Logic Low Level Input Voltage	V <sub>IL</sub>		—	-	V <sub>DD</sub> x 0.3	V
Input Current	I <sub>IN</sub>	$0 < V_{IN} < V_{DD}$	–10		10	μA
Input Current if Pullup is Activated	I <sub>INP</sub>	V <sub>IL</sub> = 0 V	1	_	10	μA
Drive Strength for Output Low	I <sub>OmaxLL</sub>	DRV[1:0] = LL	H-	6.66	—	mA
Level <sup>2</sup>	I <sub>OmaxLH</sub>	DRV[1:0] = LH	-	5.03	2 V <sub>DD</sub> x 0.3 10 10 .66 .03 .16 .13 .75 .37 .37 .37 .96 .53 .21	mA
	I <sub>OmaxHL</sub>	DRV[1:0] = HL	_	3.16	—	mA
	I <sub>OmaxHH</sub>	DRV[1:0] = HH	_	1.13	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	mA
Drive Strength for Output High	I <sub>OmaxLL</sub>	DRV[1:0] = LL	—	5.75	—	mA
Level (GPIO1, GPIO2, GPIO3) <sup>2</sup>	I <sub>OmaxLH</sub>	DRV[1:0] = LH		4.37		mA
	I <sub>OmaxHL</sub>	DRV[1:0] = HL		2.73		mA
	I <sub>OmaxHH</sub>	DRV[1:0] = HH	L $-$ 2 $ V_{DD} \times 0.7$ $    V_{DD} \times 0.3$ $-10$ $ 10$ $1$ $ 10$ $1$ $ 10$ $-10$ $ 10$ $-10$ $ 10$ $-10$ $ 10$ $ 5.03$ $  5.03$ $  3.16$ $  5.75$ $  2.73$ $  2.53$ $  2.53$ $  2.21$ $  0.80$ $  0.80$ $-$	mA		
Drive Strength for Output High	I <sub>OmaxLL</sub>	DRV[1:0] = LL		2.53		mA
Level (GPIO0) <sup>2</sup>	I <sub>OmaxLH</sub>	DRV[1:0] = LH	—	2.21		mA
	IOmaxHL	DRV[1:0] = HL	_	1.7	—	mA
	I <sub>OmaxHH</sub>	DRV[1:0] = HH	—	0.80	—	mA
Logic High Level Output Voltage	V <sub>OH</sub>	DRV[1:0] = HL	V <sub>DD</sub> x 0.8		—	V
Logic Low Level Output Voltage	V <sub>OL</sub>	DRV[1:0] = HL	_	_	V <sub>DD</sub> x 0.2	V

All specifications guaranteed by qualification. Qualification test conditions are listed under "Qualification Test Conditions" in "1.1. Definition of Test Conditions" on page 11.
 GPIO output current measured at 3.3 VDC VDD with V<sub>OH</sub> = 2.64 VDC and V<sub>OL</sub> = 0.66 VDC.



#### Table 8. Thermal Characteristics

Parameter	Symbol	Test Condition	Max Value	Unit
Thermal Resistance Junction to Ambient	Ψ <sub>JA</sub>	Still Air	30	°C/W
Junction Temperature	Т <sub>Ј</sub>		92	°C

#### **Table 9. Absolute Maximum Ratings**

Value	Unit
-0.3, +3.6	V
–0.3, V <sub>DD</sub> + 0.3	V
–0.3, V <sub>DD</sub> + 0.3	V
+10	dBm
-40 to +85	°C
-55 to +125	°C
	-0.3, +3.6 -0.3, V <sub>DD</sub> + 0.3 -0.3, V <sub>DD</sub> + 0.3 +10 -40 to +85

Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at or beyond these ratings in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The Power Amplifier may be damaged if switched on without proper load or termination connected. te contraction of the contractio TX matching network design will influence TX V<sub>RF-peak</sub> on TX output pin. Caution: ESD sensitive device.

SILICON LABS

### 1.1. Definition of Test Conditions

#### **Production Test Conditions:**

- T<sub>A</sub> = +25 °C
- V<sub>DD</sub> = +3.3 VDC
- Sensitivity measured at 434 MHz using a PN15 modulated input signal and with packet handler mode enabled.
- External reference signal (XIN) = 1.0 V<sub>PP</sub> at 30 MHz, centered around 0.8 VDC
- RF input and output levels can typically be achieved at the antenna port after filtering components.

#### **Qualification Test Conditions:**


- T<sub>A</sub> = -40 to +85 °C (typical = 25 °C)
- V<sub>DD</sub> = +1.8 to +3.6 VDC (typical = 3.3 VDC)

Recommended

- Use TX/RX Split Antenna reference design or production test schematic
- RF input and output levels can typically be achieved at the antenna port after filtering components.




### 2. Typical Applications Schematic





### 3. Functional Description





The Si4455 is an easy-to-use, size efficient, low current wireless ISM transceiver that covers the sub-GHz bands. The wide operating voltage range of 1.8–3.6 V and low current consumption make the Si4455 an ideal solution for battery powered applications. The Si4455 operates as a time division duplexing (TDD) transceiver where the device alternately transmits and receives data packets. The device uses a single-conversion mixer to downconvert the FSK/GFSK or OOK/ASK modulated receive signal to a low IF frequency. Following a programmable gain amplifier (PGA), the signal is converted to the digital domain by a high performance  $\Delta\Sigma$  ADC allowing filtering, demodulation, slicing, and packet handling to be performed in the built-in digital modem, increasing the receiver's performance and flexibility versus analog based architectures. The demodulated signal is output to the system MCU through a programmable GPIO or via the standard SPI bus by reading the 64-byte Rx FIFO.

A single high-precision local oscillator (LO) is used for both transmit and receive modes since the transmitter and receiver do not operate at the same time. The LO signal is generated by an integrated VCO and  $\Delta\Sigma$  Fractional-N PLL synthesizer. The synthesizer is designed to support configurable data rates up to 500 kbps. The Si4455 operates in the frequency bands of 283–350, 425–525, and 850–960 MHz. The transmit FSK data is modulated directly into the  $\Delta\Sigma$  data stream and can be shaped by a Gaussian low-pass filter to reduce unwanted spectral content.

The Si4455 contains a power amplifier (PA) that supports output powers up to +13 dBm and is designed to support single coin cell operation with current consumption of 18 mA for +10 dBm output power. The PA is single-ended to allow for easy antenna matching and low BOM cost. The PA incorporates automatic ramp-up and ramp-down control to reduce unwanted spectral spreading. Additional system features, such as 64-byte TX/RX FIFOs, preamble detection, sync word detector, and CRC, reduce overall current consumption and allow for the use of lower-cost system MCUs. Power-on-reset (POR) and GPIOs further reduce overall system cost and size. The Si4455 is designed to work with an MCU, crystal, and a few passives to create a very compact and low-cost system.



### 3.1. Receiver Chain

The internal low-noise amplifier (LNA) is designed to be a wideband LNA that can be matched with three external discrete components to cover any common range of frequencies in the sub-GHz band. The LNA has extremely low noise to suppress the noise of the following stages and achieve optimal sensitivity; therefore, no external gain or front-end modules are necessary. The LNA has gain control, which is controlled by the internal automatic gain control (AGC) algorithm. The LNA is followed by an I-Q mixer, filter, programmable gain amplifier (PGA), and ADC. The I-Q mixers downconvert the signal to an intermediate frequency. The PGA then boosts the gain to be within dynamic range of the ADC. The ADC rejects out-of-band blockers and converts the signal to the digital domain where filtering, demodulation, and processing is performed. Peak detectors are integrated at the output of the LNA and PGA for use in the AGC algorithm.

The RX and TX pins can be directly tied externally.

#### 3.2. Receiver Modem

Using high-performance ADCs allows channel filtering, image rejection, and demodulation to be performed in the digital domain, which allows for flexibility in optimizing the device for particular applications. The digital modem performs the following functions:

- Channel selection filter
- Preamble detection
- Invalid preamble detection
- TX modulation
- RX demodulation
- Automatic Gain Control (AGC)
- Automatic frequency compensation (AFC)
- Radio signal strength indicator (RSSI)
- Cyclic redundancy check (CRC)

The digital channel filter and demodulator are optimized for ultra-low-power consumption and are highly configurable. Supported modulation types are GFSK, FSK, and OOK. The channel filter can be configured to support bandwidths ranging from 850 kHz down to 40 kHz. A large variety of data rates are supported ranging from 0.5 kbps up to 500 kbps. The configurable preamble detector is used with the synchronous demodulator to improve the reliability of the sync-word detection. Preamble detection can be skipped using only sync detection, which is a valuable feature of the asynchronous demodulator when very short preambles are used. The received signal strength indicator (RSSI) provides a measure of the signal strength received on the tuned channel. The resolution of the RSSI is 0.5 dB. This high-resolution RSSI enables accurate channel power measurements for clear channel assessment (CCA), carrier sense (CS), and listen before talk (LBT) functionality. A wireless communication channel can be corrupted by noise and interference, so it is important to know if the received data is free of errors. A cyclic redundancy check (CRC) is used to detect the presence of erroneous bits in each packet. A CRC is computed and appended at the end of each transmitted packet and verified by the receiver to confirm that no errors have occurred. The packet handler and CRC can significantly reduce the load on the system microcontroller, allowing for a simpler and cheaper microcontroller. The digital modem includes the TX modulator, which converts the TX data bits into the corresponding stream of digital modulation values to be summed with the fractional input to the sigma-delta modulator. This modulation approach results in highly accurate resolution of the frequency deviation. A Gaussian filter is implemented to support GFSK, considerably reducing the energy in adjacent channels. The default bandwidth-time (BT) product is 0.5 for all programmed data rates.

#### 3.2.1. Received Signal Strength Indicator

The received signal strength indicator (RSSI) is an estimate of the signal strength in the channel to which the receiver is tuned. The RSSI measurement is done after the channel filter, so it is only a measurement of the desired or undesired in-band signal power. The Si4455 uses a fast response register to read RSSI and so can complete the read in 16 SPI clock cycles with no requirement to wait for CTS. The RSSI value reported by this API command can be converted to dBm using the following equation:



$$RSSI_{dBm} = \frac{RSSI_value}{2} - 130$$

The value of 130 in the above formula is based on bench characterization of the EZRadio RF Pico boards (evaluation boards). The RSSI value is latched at sync word detection and can be read via the fast response register. The latched value of RSSI is available until the device re-enters Rx mode. In addition, the current value of RSSI can be read out using the GET\_MODEM\_STATUS command. This can be used to implement CCA (clear channel assessment) functionality. The user can set up an RSSI threshold value using the WDS Radio Configuration Application GUI.

#### 3.3. Synthesizer

The Si4455 includes an integrated Sigma Delta ( $E\Delta$ ) Fractional-N PLL synthesizer capable of operating over the bands from 283–350, 425–525, and 850–960 MHz. The synthesizer has many advantages; it provides flexibility in choosing data rate, deviation, channel frequency, and channel spacing. The transmit modulation is applied directly to the loop in the digital domain through the fractional divider, which results in very precise accuracy and control over the transmit deviation. The frequency resolution is (2/3)Freq\_xo/(2<sup>19</sup>) for 283–350 MHz, Freq\_xo/(2<sup>19</sup>) for 425–525 MHz, and Freq\_xo/(2<sup>18</sup>) for 850–960 MHz. The nominal reference frequency to the PLL is 30 MHz, but any XTAL frequency from 25 to 32 MHz may be used. The modem configuration calculator in WDS will automatically account for the XTAL frequency being used. The PLL utilizes a differential LC VCO with integrated on-chip inductors. The output of the VCO is followed by a configurable divider, which will divide the signal down to the desired output frequency band.

#### 3.3.1. Synthesizer Frequency Control

The frequency is set by changing the integer and fractional settings to the synthesizer. The WDS calculator will automatically provide these settings, but the synthesizer equation is shown below for convenience. Initial frequency settings are configured in the EZConfig setup and can also be modified using the API commands: FREQ\_CONTROL\_INTE, FREQ\_CONTROL\_FRAC2, FREQ\_CONTROL\_FRAC1, and FREQ\_CONTROL\_FRAC0.

$$RF \ frequency = \left(fc\_inte + \frac{fc\_frac}{2^{19}}\right) \times \frac{4 \times freq\_xo}{outdiv}(Hz)$$

**Note:** The fc\_frac/2<sup>19</sup> value in the above formula must be a number between 1 and 2. The LSB of fc\_frac must be "1".

	Outdiv	Lower (MHz)	Upper (MHz)
$\frown$	12	284	350
	8	425	525
۰Ť.	4	850	960

#### Table 10. Output Divider (Outdiv) Values

#### 3.3.1.1. EZ Frequency Programming

EZ frequency programming allows for easily changing radio frequency using a single API command. The base frequency is first set using the EZConfig setup. This base frequency will correspond to channel 0. Next, a channel step size is also programmed within the EZConfig setup. The resulting frequency will be:


#### *RF Frequency* = *Base Frequency* + *Channel* × *Step Size*

The second argument of the START\_RX or START\_TX is CHANNEL, which sets the channel number for EZ frequency programming. For example, if the channel step size is set to 1 MHz, the base frequency is set to 900 MHz, and a CHANNEL number of 5 is programmed during the START\_TX command, the resulting frequency will be 905 MHz. If no CHANNEL argument is written as part of the START\_RX/TX command, it will default to the previous value. The initial value of CHANNEL is 0 and so will be set to the base frequency if this argument is never used.



### 3.4. Transmitter

The Si4455 contains a +13 dBm power amplifier that is capable of transmitting from -40 to +13 dBm. The output power set size is dependent on the power level and can be seen in Figure 3. The PA power level is set using the API command: PA\_PWR\_LVL. The power amplifier is single-ended to allow for easy antenna matching and low BOM cost. For detailed matching values, BOM, and performance expectations, refer to "AN686: Antennas for the Si4455/4355 RF ICs". Power ramp-up and ramp-down is automatically performed to reduce unwanted spectral spreading.





### 3.5. Crystal Oscillator

The Si4455 includes an integrated crystal oscillator with a fast start-up time of less than 250 µs. The design is differential with the required crystal load capacitance integrated on-chip to minimize the number of external components. By default, all that is required off-chip is the crystal. The default crystal is 30 MHz, but the circuit is designed to handle any XTAL from 25 to 32 MHz, set in the EZConfig setup. The crystal load capacitance can be digitally programmed to accommodate crystals with various load capacitance and to adjust the frequency of the crystal oscillator. The tuning of the crystal load capacitance is programmed through the GLOBAL\_XO\_TUNE API property. The total internal capacitance is 11 pF and is adjustable in 127 steps (70 fF/step). The crystal frequency adjustment can be used to compensate for crystal production tolerances. The frequency offset characteristics of the capacitor bank are demonstrated in Figure 4.




Figure 4. Capacitor Bank Frequency Offset Characteristics

An external signal source can easily be used in lieu of a conventional XTAL and should be connected to the XIN pin. The incoming clock signal is recommended to be ac-coupled to the XIN pin since the dc bias is controlled by the internal crystal oscillator buffering circuitry. The input swing range should be between 600 mV–1.8 V peak-to-peak. If external drive is desired, the incoming signal amplitude should not go below 0 V or exceed 1.8 V. The best dc bias should be approximately 0.7 V. However, if the signal swing exceeds 1.4 Vpp, the dc bias can be set to 1/2 the peak-to-peak voltage swing. The XO capacitor bank should be set to 0 whenever an external drive is used on the XIN pin. In addition, the POWER\_UP command should be invoked with the TCXO option whenever external drive is used.

### 3.6. Battery Voltage and Auxiliary ADC


The Si4455 contains an integrated auxiliary 11-bit ADC used for the internal battery voltage detector or an external component via GPIO. The Effective Number of Bits (ENOB) is 9 bits. When measuring external components, the input voltage range is 1 V, and the conversion rate is between 300 Hz to 2.44 kHz. The ADC value is read by first sending the GET\_ADC\_READING command and enabling the desired inputs. When the conversion is finished and all the data is ready, CTS will go high, and the data can be read out. For details on this command and the formulas needed to interpret the results, refer to the EZRadio API documentation zip file available from www.silabs.com.



### 4. Configuration Options and User Interface

### 4.1. Radio Configuration Application (RCA) GUI

The Radio Configuration Application (RCA) GUI is part of the Wireless Development Suite (WDS) program. This setup interface provides an easy path to quickly selecting and loading the desired configuration for the device. The RCA allows for two different methods for device setup. One option is the configuration table, which provides a list of preloaded, common configurations. A second option allows for custom configurations to be loaded. After the desired configuration is selected, the RCA automatically creates the EZConfig configuration array that will be passed to the chip for setup. The program then gives the option to load a sample project with the selected configuration onto the evaluation board or launch IDE with the new configuration array preloaded into the user program. For more information on EZConfig usage, refer to application note, "AN692: Si4355/Si4455 Programming Guide".







#### 4.1.1. Configuration Table

The configuration table is a list of predefined configurations that have been optimized for performance and validated by Silicon Labs. These configurations are listed for many common application conditions and so most users will be able to find the configuration they need in this table. These configurations are set to provide optimized performance for a given application and can be implemented with low design risk. Once the list item is selected, the specific frequency, power level, and packet handler features can also be applied.

#### 4.1.2. Radio Configuration Application

The Radio Configuration Application provides an intuitive interface for directly modifying the device configuration. Using this control panel, the device parameters such as modulation type, data rate, frequency deviation, and any packet related settings can be set. The program then takes these parameters and automatically determines the appropriate device settings. This method allows the user to have complete flexibility in determining the configuration of the device without the need to translate the system requirements into device specific properties. The resulting configuration array is automatically generated and available for use in the user's program. The resulting configuration array is obfuscated; therefore, its content changes every time a new array is generated, even if the input parameters are the same.

#### 4.2. Configuration Options


#### 4.2.1. Frequency Band

The Si4455 can operate in the 283–350 MHz, 425–525 MHz, or 850–960 MHz bands. One of these three bands will be selected during the configuration setup and then the specific transmission frequency that will be used within this band can be selected.

#### 4.2.2. Modulation Type

The Si4455 can operate using On/Off Keying (OOK), Frequency Shift Keying (FSK), or Gaussian Frequency Shift Keying (GFSK). OOK modulation is the most basic modulation type available. It is the most power-efficient method and does not require as high oscillator accuracy as FSK. FSK provides the best sensitivity and range performance, but generally requires more precision from the oscillator used. GFSK is a version of FSK where the signal is passed through a Gaussian filter, limiting its spectral width. As a result, the out-of-band components of the signal are reduced.

The Si4455 also has an option for Manchester coding. This method provides a state transition at each bit and so allows for more reliable clock recovery. Manchester code is available only when using the packet handler option and, if selected, will be applied to the entire packet (the preamble pattern is set to continuous "1" if the Manchester mode is enabled; therefore, the chip rate of the resulting preamble pattern is the same as for the rest of the packet). The polarity can be configured to a "10" or "01".





#### 4.2.3. Frequency Deviation

If FSK or GFSK modulation is selected, then a frequency deviation will also need to be selected. The frequency deviation is the maximum instantaneous difference between the FM modulated frequency and the nominal carrier frequency. The Si4455 can operate across a wide range of data rates and frequency deviations. If a frequency deviation needs to be selected, the following guideline might be helpful to build a robust link. A proper frequency deviation is linked to the frequency error between transmitter and receiver. The frequency error can be calculated using the crystal tolerance parameters and the RF operating frequency: (ppm\_tx+ppm\_rx)\*Frf/1E-6. For frequency errors below 50 kHz, the deviation can be about the same as the frequency error. For frequency errors exceeding 50 kHz, the frequency deviation can be set to about 0.75 times the frequency error. It is advised to position the modulation index (= 2\*freq\_dev/data\_rate) into a range between 1 and 100 for Packet Handling mode and 2 to 100 for direct mode (non-standard preamble). For example, when in Packet Handling mode and the frequency error is smaller than data\_rate/2, the frequency deviation is set to about data\_rate/2. When the frequency error exceeds 100xdata\_rate/2, the frequency deviation is preferred to be set to 100xdata\_rate/2.

#### 4.2.4. Data Rate

The Si4455 can be set to communicate at between 1 to 500 kbps in (G)FSK mode and between 0.5 to 120 kbps in OOK mode. Higher data rates allow for faster data transfer while lower data rates result in improved sensitivity and range performance.

#### 4.2.5. Channel Bandwidth

The channel bandwidth sets the bandwidth for the receiver. Since the receiver bandwidth is directly proportional to the noise allowed in the system, this will normally be set as low as possible. The specific channel bandwidth used will usually be determined based upon the precision of the oscillator and the frequency deviation of the transmitted signal. The RCA can provide the recommended channel bandwidth based upon these two parameters to help optimize the system.

#### 4.2.6. Preamble Length

A preamble is a defined simple bit sequence used to notify the receiver that a data transmission is imminent. The length of this preamble will normally be set as short as possible to minimize power while insuring that it will be reliably detected given the receiver characteristics, such as duty cycling and packet error rate performance. The Si4455 allows the preamble length to be set between 0 to 255 bytes in length with a default length of 4 bytes. The preamble pattern for the Si4455 will always be 55h with a first bit of "0" if the packet handler capability is used.

#### 4.2.7. Sync Word Length and Pattern

The sync word follows the preamble in the packet structure and is used to identify the start of the payload data and to synchronize the receiver to the transmitted bit stream. The Si4455 allows for sync word lengths of 1 to 4 bytes and the specific pattern can be set within the RCA program. The default is a 2 byte length 2d d4 pattern.


#### 4.2.8. Cyclic Redundancy Check

Cyclic Redundancy Check (CRC) is used to verify that no errors have occurred during transmission and the received packet has exactly the same data as it did when transmitted. If this function is enabled in the Si4455, the last byte of transmitted data must include the CRC generated by the transmitter. The Si4455 then performs a CRC calculation on the received packet and compares that to the transmitted CRC. If these two values are the same, the Si4455 will set an interrupt indicating a valid packet has been received and is waiting in the Rx FIFO. If these two CRC values differ, the Si4455 will flag an interrupt indicating that a packet error occurred. The Si4455 uses CRC(16)-IBM: x16+x15+x2+1 with a seed of 0xFFFF.



### 4.3. Configuration Commands

The RCA provides all of the code needed for basic radio configuration. Once the setup is completed in the GUI, the program outputs configuration array(s) that can be sent to the radio via the SPI interface. No additional setup coding is needed. The configuration command process is shown in Figure 7. As shown below, the configuration is sent to the device in two EZCONFIG\_ARRAY\_WRITE commands with a NOP between them. The second EZCONFIG\_ARRAY\_WRITE can be sent after CTS is received for the NOP command. The NOP can be sent immediately after the first EZCONFIG\_ARRAY\_WRITE command. EZCONFIG\_ARRAY\_WRITE uses the same command code as WRITE\_TX\_FIFO (0x66). The EZCONFIG\_SETUP passes the configuration array to the device and the EZCONFIG\_CHECK insures that all of the configuration data was written correctly. For more information on the setup commands, refer to "AN692: Si4355/Si4455 Programming Guide" and the EZRadio API Documentation zip file available from www.silabs.com.





### 5. Controller Interface

### 5.1. Serial Peripheral Interface


The Si4455 communicates with the host MCU over a standard 4-wire serial peripheral interface (SPI): SCLK, SDI, SDO, and nSEL. The SPI interface is designed to operate at a maximum of 10 MHz. The SPI timing parameters are listed in Table 11. The host MCU writes data over the SDI pin and can read data from the device on the SDO output pin. Figure 8 shows an SPI write command. The nSEL pin should go low to initiate the SPI command. The first byte of SDI data will be one of the API commands followed by n bytes of parameter data which will be variable depending on the specific command. The rising edges of SCLK should be aligned with the center of the SDI data.

Symbol	Parameter	Min (ns)	Diagram
t <sub>CH</sub>	Clock high time	40	
t <sub>CL</sub>	Clock low time	40	
t <sub>DS</sub>	Data setup time	20	tss, tcl, tcH, [tos]toH], too], tsH, J, toe J
t <sub>DH</sub>	Data hold time	20	
t <sub>DD</sub>	Output data delay time	20	SDI
t <sub>EN</sub>	Output enable time	20	
t <sub>DE</sub>	Output disable time	50	
t <sub>SS</sub>	Select setup time	20	
t <sub>SH</sub>	Select hold time	50	
t <sub>SW</sub>	Select high period	80	
nSEL SDO		R	
SDI	API Command	ý	ParamByte 0 • • • ParamByte n
SCLK			
		Fig	ure 8. SPI Write Command
Č,	20-		






The Si4455 contains an internal MCU which controls all the internal functions of the radio. For SPI read commands, a typical communication flow of checking clear-to-send (CTS) is used to make sure the internal MCU has executed the command and prepared the data to be output over the SDO pin. Figure 9 demonstrates the general flow of an SPI read command. Once the CTS value reads FFh, then the read data is ready to be clocked out to the host MCU. The typical time for a valid FFh CTS reading is 20 µs. Figure 10 demonstrates the remaining read cycle after CTS is set to FFh. The internal MCU will clock out the SDO data on the negative edge so the host MCU should process the SDO data on the rising edge of SCLK.






### 5.2. Operating Modes and Timing

The primary states of the Si4455 are shown in Figure 11. The shutdown state completely shuts down the radio, minimizing current consumption and is controlled using the SDN (pin 2). All other states are controlled using the API commands START\_RX, START\_TX and CHANGE\_STATE. Table 12 shows each of the operating modes with the time required to reach either RX or TX state as well as the current consumption of each state. The times in Table 12 are measured from the rising edge of nSEL until the chip is in the desired state. This information is included for reference only since an automatic sequencer moves the chip from one state to another and so it is not necessary to manually step through each state. Figure 12 and Figure 13 demonstrate this timing and the current consumption for each radio state as the chip moves from shutdown or standby to TX and back. Most applications will utilize the standby mode since this provides the fastest transition response time, maintains all register values, and results in nearly the same current consumption as shutdown.








#### Table 12. Operating State Response Time and Current Consumption









#### 5.2.1. Shutdown State

The shutdown state is the lowest current consumption state of the device and is entered by driving SDN (Pin 2) high. In this state, all register contents are lost and there is no SPI access. To exit this mode, drive SDN low. The device will then initiate a power on reset (POR) along with internal calibrations. Once this POR period is complete, the POWER\_UP command is required to initialize the radio and the configuration can then be loaded into the device. The SDN pin must be held high for at least 10 µs before driving it low again to insure the POR can be executed correctly. The shutdown state can be used to fully reset the part. If POR timing and voltage requirements cannot be met, it is highly recommended that SDN be controlled using the host processor rather than tying it to GND on the board.

#### 5.2.2. Standby State

The standby state has similar current consumption to the shutdown state but retains all register values, allowing for a much faster response time. Because of these benefits, most applications will want to use standby mode rather than shutdown. The standby state is entered by using the CHANGE\_STATE API command. While in this state, the SPI is accessible but any SPI event will automatically transition the chip to the SPI active state. After the SPI event, the host will need to re-command the device to standby mode.

#### 5.2.3. SPI Active State

The SPI active state enables the device to process any SPI events, such as API commands. In this state, the SPI and boot up oscillator are enabled. The SPI active state is entered by using the CHANGE\_STATE command or automatically through an SPI event while in standby mode. If the SPI active state was entered automatically from standby mode, a CHANGE\_STATE command will be needed to return the device to standby mode.

#### 5.2.4. Ready State

Ready state is designed to give a fast transition time to TX or RX state with minimized current consumption. In this mode the crystal oscillator remains enabled to minimize the transition time. Ready state can be entered using the CHANGE\_STATE command.



#### 5.2.5. Power on Reset

A Power On Reset (POR) sequence is used to boot the device up from a fully off or shutdown state. To execute this process, VDD must ramp within 1 ms and must remain applied to the device for at least 10 ms. If VDD is removed, then it must stay below 0.15 V for at least 10 ms before being applied again. Refer to Figure 14 and Table 13 for details.




Figure 14. POR Timing Diagram

### Table 13. POR Timing

Variable	Description	Min	Тур	Max	Units
t <sub>PORH</sub>	High time for VDD to fully settle POR circuit.	10			ms
t <sub>PORL</sub>	Low time for VDD to enable POR.	10			ms
V <sub>RRH</sub>	Voltage for successful POR.	90%*Vdd			V
V <sub>RRL</sub>	Starting Voltage for successful POR.	0		150	mV
t <sub>SR</sub>	Slew rate of VDD for successful POR.			1	ms



Reci

#### 5.2.6. TX State

The TX state is used whenever the device is required to transmit data. It is entered using either the START\_TX or CHANGE\_STATE command. With the START\_TX command, the next state can be defined to insure optimal timing. When either command is sent to enter TX state, an internal sequencer automatically takes care of all actions required to move between states with no additional user commands needed. Examples of the timing of this transition can be seen in Figure 12 and Figure 13. The specific sequencer controlled events that take place during this time can include enable internal LDOs, start up crystal oscillator, enable PLL, calibrate VCO/PLL, active power amplifier, and transmit packet.

Figure 15 shows an example of the commands and timing for the START\_TX command. CTS will go high as soon as the sequencer puts the part into TX state. As the sequencer is stepping through the events listed above, CTS will be low and no new commands or property changes are allowed. If the nIRQ is used to monitor the current state, there will be a slight delay caused by the internal hardware from when the event actually occurs to when the transition occurs on the nIRQ. The time from entering TX state to when the nIRQ will transition is 13  $\mu$ s. If a GPIO is programmed for TX state or used as control for a transmit/receive switch (TR switch), there is no delay.




Figure 15. START\_TX Commands and Timing

#### 5.2.7. RX State

The RX state is used whenever the device is required to receive data. It is entered using either the START\_RX or CHANGE\_STATE commands. With the START\_RX command, the next state can be defined to insure optimal timing. When either command is sent to enter RX state, an internal sequencer automatically takes care of all actions required to move between states with no additional user commands needed. The sequencer controlled events can include enable the digital and analog LDOs, start up the crystal oscillator, enable PLL, calibrate VCO, enable receiver circuits, and enable receiver mode. The device will also automatically set up all receiver features such as packet handling based upon the initial configuration of the device.



### 5.3. Interrupts

The Si4455 is capable of generating an interrupt signal when certain events occur. The chip notifies the microcontroller that an interrupt event has occurred by setting the nIRQ output pin LOW = 0. This interrupt signal will be generated when any one (or more) of the interrupt events occur. The nIRQ pin will remain low until the microcontroller reads the Interrupt Status Registers. The nIRQ output signal will then be reset until the next change in status is detected.

The interrupt sources are grouped into three categories: packet handler, chip status, and modem. The individual interrupts in these groups can be enabled/disabled in the interrupt property registers, 0x0101, 0x0102, and 0x0103. An interrupt must be enabled for it to trigger an event on the nIRQ pin. The interrupt group must be enabled as well as the individual interrupts in API property 0x0100.

When an interrupt event occurs and the nIRQ pin is low, the interrupts are read and cleared using the GET\_INT\_STATUS command. By default all interrupts will be cleared once read. The instantaneous status of a specific function may be read if the specific interrupt is enabled or disabled. The status results are provided after the interrupts and can be read with the same commands as the interrupts. The status bits will give the current state of the function whether the interrupt is enabled or not. The following is a list of possible interrupts:

rended

- Chip status
- Modem status
- Packet handler status
- Packet sent
- Packet received
- CRC error
- Invalid preamble detected
- Invalid sync detected
- Preamble detected
- Sync detected
- State change
- Command error
- Chip ready
- TX FIFO almost empty

econ

- RX FIFO almost full
- RSSI interrupt



### 5.4. GPIO

Four General Purpose IO (GPIO) pins are available for use in the application. The GPIOs are configured using the GPIO\_PIN\_CFG command. GPIO pins 0 and 1 should be used for active signals such as data or clock. GPIO pins 2 and 3 have more susceptibility to generating spurious components in the synthesizer than pins 0 and 1. The drive strength of the GPIO's can be adjusted with the GEN\_CONFIG parameter in the GPIO\_PIN\_CFG command. By default, the drive strength is set to the minimum. The default configuration and the state of the GPIO during shutdown are shown in Table 14. For a complete list of the GPIO options, please refer to the EZRadio API documentation zip file available from www.silabs.com.

Pin	Table 14. GPIOs     SDN State	POR Default
GPIO0	0	POR
GPIO1	0	CTS
GPIO2	0	POR
GPIO3	0	POR
nIRQ	Resistive V <sub>DD</sub> pull-up	nIRQ
SDO	Resistive V <sub>DD</sub> pull-up	SDO
SDI	High Z	SDI
SCLK	High Z	SCLK
NSEL	High Z	NSEL
	ender	
Recon	nendeu	

E	>
SILICON	LABS

### 6. Data Handling and Packet Handler

### 6.1. RX and TX FIFOs

Two 64-byte FIFOs are integrated into the chip, one for RX and one for TX. Writing to command register 66h loads data into the TX FIFO and reading from command register 77h reads data from the RX FIFO. For packet lengths greater than 64 bytes, RX\_FIFO\_ALMOST\_FULL and TX\_FIFO\_ALMOST\_EMPTY status bits and interrupts can be used to manage the FIFO. The threshold value for these can be configured via the WDS radio configuration application GUI. The maximum payload length supported in packet handler mode is 255 bytes.

#### 6.2. Packet Handler

The Si4455 includes integrated packet handler features such as preamble and sync word detection as well as CRC calculation. This allows the chip to qualify and synchronize with legitimate transmissions independent of the microcontroller. These features can be enabled using the RCA. In this setup, the preamble and sync word length can be modified and the sync word pattern can be selected. If the preamble is greater than or equal to 4 bytes, the device uses the preamble detection circuit with a 2-byte detection threshold. If the preamble is less than 32 bits, then at least two bytes of sync word are required plus at least one byte of 0101 pattern (3 bytes total). In this case, preamble detection is skipped, and only sync word detection is used. For any combination of preamble and sync word less than three bytes, the device will use direct mode. The general packet structure is shown in Figure 16.

The EZConfig setup also provides the option to select a variable packet length. With this setting, the receiver is not required to know the packet length ahead of time. The transmitter sends the length of the packet immediately after the sync word. The packet structure for variable length packets is shown in Figure 17.

Preamble	Svnc Word	C.	Data	CRC
0 – 255 Bytes	1 – 4 Bytes		1 – 255 Bytes	2 Bytes

#### Figure 16. Packet Structure for Fixed Packet Length

Preamble	Sync Word	Length	Data	CRC
0 – 255 Bytes	1 – 4 Bytes	1 Byte	1 – 255 Bytes	2 Bytes


#### Figure 17. Packet Structure for Variable Packet Length

#### 6.3. Direct Mode

In direct mode, the packet handler (including FIFO) is bypassed, and the host MCU must feed the data stream to the device in TX mode and read out the data stream in RX mode via GPIOs. The host MCU will process the data and perform packet handler functions. This is commonly used to support legacy implementations where host MCU software exists or to support non-standard packet structures. Some examples are packets with non 1010 preamble pattern, no preamble or sync word, or sync word with no edge transitions. WDS provides example projects to support both packet handler and direct modes.



### 7. Pin Descriptions



Pin	Pin Name	I/O	Description			
1	GND	GND	Ground			
2	SDN	I	Shutdown $(0 - V_{DD} V) - SDN=1$ , part will be in shutdown mode and contents of all registers are lost. SDN=0, all other modes			
3	RXp	I	Differential RF receiver input pin			
4	RXn		Differential RF receiver input pin			
5	TX	0	Transmit RF output pin			
6	GND	GND	Ground			
7	V <sub>DD</sub>	$V_{DD}$	Supply voltage			
8	V <sub>DD</sub>	$V_{DD}$	Supply voltage			
9	GND	GND	Ground			
10	GPIO0	I/O	General Purpose Digital I/O			
11	GPIO1	1/0	General Purpose Digital I/O			
12	nIRQ	0	Interrupt Status Output – nIRQ = 0, interrupt event has occurred. Read interrupt status for event details			
13	SCLK		Serial Clock Input (0 – $V_{DD}$ V): Provides serial data clock for 4-line serial data bus			
14	SDO	0	Serial Data Output (0 – V <sub>DD</sub> V): Provides serial data readback function of internal control registers			
15	SDI		Serial Data Input (0 – $V_{DD}$ V): Serial data stream input for 4-line serial data bus			
16	nSEL	I	Serial Interface Select Input $(0 - V_{DD} V)$ : Provides select/enable function for 4-line serial data bus			
17	XOUT	0	Crystal Oscillator Output			
18	XIN	I	Crystal Oscillator Input: No dc bias required, but if used, should be set to 0.7 V. Also used for external TCXO input.			
19	GPIO2	I/O	General Purpose Digital I/O			
20	GPIO3	I/O	General Purpose Digital I/O			



Pin	Pin Name	I/O	Description
PKG	PADDLE_GND	GND	The exposed metal paddle on the bottom of the package supplies the RF and circuit ground(s) for the entire chip. It is very important that a good solder connection is made between this exposed metal paddle and the ground plane of the underly ing PCB.
			ed for New Desilos
Ň	Rec	51	Inchoc




# 8. Ordering Information

Part Number <sup>*</sup>	Description	Package Type	Operating Temperature
Si4455-B1A-FM	EZRadio Transceiver	3x3 QFN-20 Pb-free	–40 to 85 °C
*Note: Add an "R" at the er	nd of the device part number to denote tape an	d reel option.	
Keck	h	S	



### 9. Package Outline






		je Blagram Binterier	ene	
Dimensio	n Min	Nom	Max	
A	0.80	0.85	0.90	
A1	0.00	0.02	0.05	
A3		0.20 REF		
b	0.18	0.25	0.30	•. 0
С	0.25	0.30	0.35	
D		3.00 BSC.		S
D2	1.55	1.70	1.85	0,5
e		0.50 BSC.		
E	4.55	3.00 BSC.	4.05	
E2	1.55	1.70	1.85	
f	0.30	2.40 BSC. 0.40	0.50	
L	0.30		0.50	
aaa bbb		0.15		
200		0.10		
ddd		0.05		
eee		0.03		
fff		0.00		
	ensions shown are in mi	illimeters (mm) unless oth	erwise noted	
otRecon	meno			
6		Rev 1.1		6

#### **Table 15. Package Diagram Dimensions**



### 10. PCB Land Pattern



### Figure 19. 20-pin QFN PCB Land Pattern


Table 16	PCR   ar	nd Dattorn	Dimensions
Table 10.			Dimensions

	Dimension	MIN	MAX	
	C1		3.00	
	C2		3.00	
Γ	Ē	0.5	0.50 REF	
	X1	0.25	0.35	
	X2	1.65	1.75	
	Y1	0.85	0.95	
	Y2	1.65	1.75	
	Y3	0.37	0.47	
	f	f 2.40 REF		
	С	0.25	0.35	
N	ote: All dimensions show	n are in millimeters (mm	) unless otherwise noted.	



### 11. Top Marking

### 11.1. Si4455 Top Marking



### 11.2. Top Marking Explanation

Mark Method:	Laser	<u> </u>
Line 1 Marking:	Part Number	455A = Si4455-B1A
	Firmware Revision	A = B1A
Line 2 Marking:	TTTT = Trace Code	Internal tracking number
Line 3 Marking:	Circle = 0.5 mm Diameter (Bottom-Left Justified)	
	Y = Year WW = Workweek	Assigned by the Assembly House. Corresponds to the last significant digit of the year and work week of the mold date.
Rec	<b>S</b>	
0		



## DOCUMENT CHANGE LIST

### **Revision 1.0 to Revision 1.1**

- Removed API section and updated references to EZRadio API documentation in various sections to reflect the latest revision.
- Changed references to EZConfig Setup to Radio Configuration Application (RCA) in various sections.
- Updated "Functional Block Diagram" on page 2.
  Removed Vdd connection to PA
- Updated Table 3, "Synthesizer AC Electrical Characteristics<sup>1</sup>," on page 5.
  - Removed Synthesizer settling time (covered in state transition timing in Table 12).
- Updated Table 4, "Receiver AC Electrical Characteristics<sup>1</sup>," on page 6.
  - Changed Image Rejection and Spurious emissions spec
  - Added footnote to highlight that emissions are layout-dependent and not only an IC specification.
- Updated Table 5, "Transmitter AC Electrical Characteristics<sup>1</sup>," on page 7.
  - Changed Emissions and Harmonics from Max to Typical specs.
  - Added footnote to highlight that emissions are layout dependent and not only an IC specification.
- Updated Table 7 on page 9.
  - Changed Rise and Fall time test conditions.
  - Updated Drive Strength levels.
- Updated Table 8 on page 10.
  - Updated Junction Temperature spec.
- Updated "1.1. Definition of Test Conditions" on page 11.
  - Added comments
- Updated "3.2.1. Received Signal Strength Indicator" on page 14.
  - Updated RSSI description.
- Updated Figure 5 on page 18.
- Updated Figure 7 on page 21.
- Updated Table 11 on page 22.
  - Changed SDN to SDI.
- Updated "5.3. Interrupts" on page 29.
- Added Interrupt options.
- Section "5.4. GPIO" on page 30.
- Updated Table 14 to include SCLK and NSEL.
- Updated "6. Data Handling and Packet Handler" on page 31.
- Added "6.3. Direct Mode" on page 31.



- Updated "7. Pin Descriptions" on page 32.
  - Updated XIN pin description and added ground paddle description.
- Updated Figure 19 on page 37 to show top view of the package.

Rempesi