# **HCPL-5120, HCPL-5121 and 5962-04204**

2.0 Amp Output Current IGBT Gate Drive Hermetically Sealed Optocoupler

# **Data Sheet**

## **Description**

The HCPL-5120 contains a GaAsP LED optically coupled to an integrated circuit with a power output stage. The device is ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The high operating voltage range of the output stage provides the drive voltages required by gate controlled devices. The voltage and current supplied by this optocoupler makes it ideally suited for directly driving IGBTs with ratings up to 1200 V/100 A. For IGBTs with higher ratings, the HCPL-5120 can be used to drive a discrete power stage, which drives the IGBT gate.

The products are capable of operation and storage over the full military temperature range and can be purchased as either commercial products, with full MIL-PRF-38534 Class H testing, or from Defense Supply Center Columbus (DLA) Standard Microcircuit Drawing (SMD) 5962- 04204. All devices are manufactured and tested on a MIL-PRF-38534 certified line and are included in the DLA Qualified Manufacturers List, QML-38534 for Hybrid Microcircuits.

## **Schematic Diagram**



## **Applications**

- Industrial and Military Environments
- High Reliability Systems
- Harsh Industrial Environments
- Transportation, Medical, and Life Critical Systems
- Uninterruptible Power Supplies (UPS)
- Isolated IGBT/MOSFET Gate Drive
- AC and Brushless DC Motor Drives
- Industrial Inverters
- Switch Mode Power Supplies (SMPS)

## **Features**

- Performance Guaranteed over Full Military Temperature Range: -55°C to +125°C
- Manufactured and Tested on a MIL-PRF-38534 **Certified Line**
- Hermetically Sealed Packages
- Dual Marked with Device Part Number and DLA Drawing Number QML-38534
- HCPL-3120 Function Compatibility
- 2.0 A Minimum Peak Output Current
- 0.5V Maximum Low Level Output Voltage  $(V_{\text{on}})$ : Eliminates Need for Negative Gate Drive
- 10 kV/us Minimum Common Mode Rejection (CMR) at  $V_{CM} = 1000V$
- $I_{cc}$  = 5 mA Maximum Supply Current
- Under Voltage Lock-Out Protection (UVLO) with Hysteresis
- Wide Operating  $V_{cc}$  Range: 15 to 30 Volts
- 500 ns Maximum Propagation Delay
- ±0.35µs Maximun Delay Between Devices

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.



A 0.1  $\mu$ F bypass capacitor must be connected between pins 5 and 8.

## **Truth Table Selection Guide: Lead Configuration Options**



\* Solder contains lead

## **Device Marking**



### **Outline Drawing**



**NOTE: DIMENSIONS IN MILLIMETERS (INCHES).**

## **Hermetic Optocoupler Options**



\* Solder contains lead

#### **Absolute Maximum Ratings**



#### **Notes:**

1. No derating required for typical case-to-ambient thermal resistance ( $\theta_{CA}$ =140°C/W). Refer to Figure 35.

2. Maximum pulse width = 10us, maximum duty cycle = 0.2%. This value is intended to allow for component tolerances for designs with  $I_0$  peak minimum = 2.0A. See Applications section for additional details on limiting  $I_{OH}$  peak.

3. Derate linearly above 102°C free air temperature at a rate of 6mW/°C for typical case-to-ambient thermal resistance ( $\theta_{\text{CA}}$ =140°C/W). Refer to Figure 36.

4. Derate linearly above 102°C free air temperature at a rate of 6mW/°C for typical case-to-ambient thermal resistance ( $\theta_{CA}$ =140°C/W). Refer to Figure 35 and 36.

## **ESD Classification**

MIL-STD-883, Method 3015 (A), Class 1

## **Recommended Operating Conditions**



## **Electrical Specifi cations (DC)**

Over recommended operating conditions (T<sub>A</sub> = -55 to +125°C, I<sub>F(ON)</sub> = 10 to 18 mA, V<sub>F(OFF)</sub> = -3.0 to 0.8V, V<sub>cc</sub> = 15 to 30 V, V $_{EE}$  = Ground), unless otherwise specified.



\*All typical values at  $T_A = 25^{\circ}C$  and  $V_{CC}$  -  $V_{EE} = 30$  V, unless otherwise noted.

## **Switching Specifications (AC)**

Over recommended operating conditions (T<sub>A</sub> = -55 to +125°C, I<sub>F(ON)</sub> = 10 to 18 mA, V<sub>F(OFF)</sub> = -3.0 to 0.8V, V<sub>cc</sub> = 15 to 30 V, V<sub>EE</sub> = Ground), unless otherwise specified.



\*All typical values at  $T_A = 25^{\circ}C$  and  $V_{CC} - V_{EE} = 30$  V, unless otherwise noted.

## **Package Characteristics**



Over recommended operating conditions ( $T_a$  = -55 to +125°C) unless otherwise specified.

### \*All typicals at  $T<sub>A</sub> = 25$ °C.

#### **Notes:**

- 1. Maximum pulse width = 10 µs, maximum duty cycle = 0.2%. This value is intended to allow for component tolerances for designs with  $I_0$ peak minimum = 2.0 A. See Applications section for additional details on limiting  $I_{\alpha}$  peak.
- 2. Maximum pulse width = 50  $\mu$ s, maximum duty cycle = 0.5%.
- 3. In this test V<sub>OH</sub> is measured with a dc load current. When driving capacitive loads V<sub>OH</sub> will approach V<sub>CC</sub> as I<sub>OH</sub> approaches zero amps.
- 4. Maximum pulse width  $= 1$  ms, maximum duty cycle  $= 20$ %.
- 5. This is a momentary withstand test, not an operating condition.
- 6. Device considered a two-terminal device: pins on input side shorted together and pins on output side shorted together.
- 7. The difference between t<sub>pH</sub> and t<sub>pH</sub> between any two HCPL-5120 parts under the same test condition.
- 8. Pins 1 and 4 need to be connected to LED common.
- 9. Common mode transient immunity in the high state is the maximum tolerable dV<sub>CM</sub>/dt of the common mode pulse, V<sub>CM</sub>, to assure that the output will remain in the high state (i.e.,  $V_0 > 15.0 V$ ).
- 10. Common mode transient immunity in a low state is the maximum tolerable dV<sub>CM</sub>/dt of the common mode pulse, V<sub>CM</sub>, to assure that the output will remain in a low state (i.e.,  $V_0$  < 1.0 V).
- 11. This load condition approximates the gate load of a 1200 V/75A IGBT.
- 12. Pulse Width Distortion (PWD) is defined as  $|t_{\text{PHL}}-t_{\text{PLL}}|$  for any given device.
- 13. Standard parts receive 100% testing at 25°C (Subgroups 1 and 9). SMD and Class H parts receive 100% testing at 25, 125, and -55°C (Sub groups 1 and 9, 2 and 10, 3 and 11, respectively).
- 14. Parameters are tested as part of device initial characterization and after design and process changes. Parameters are guaranteed to limits specified for all lots not specifically tested.







Figure 1. V<sub>oH</sub> vs. Temperature **Figure 2. I<sub>OH</sub>** vs. Temperature **Figure 3. V<sub>OH</sub>** vs. I<sub>OH</sub>





-55 -15

-35 5 25 45 65 85 105 125 T<sub>A</sub> - TEMPERATURE - <sup>o</sup>C

 $V_{F(OFF)} = -3.0 \text{ to } 0.8 \text{V}$ <br>  $V_{OUT} = 2.5 \text{V}$ <br>  $V_{CE} = 15 \text{ to } 30 \text{V}$ <br>  $V_{EE} = 0 \text{V}$ 

 $0 +$ <br>-55

1

2

ILOW - OUTPUT LOW CURRENT - A

ILOW - OUTPUT LOW CURRENT - A

3

4











Figure 7. I<sub>CC</sub> vs. Temperature **Figure 8. I<sub>CC</sub> vs. V<sub>CC</sub>** Figure 9. I<sub>FLH</sub> vs. Temperature













**Figure 13. Propagation Delay vs. Rg Figure 14. Propagation Delay vs. Cg Figure 15. Transfer Characteristics** 



**Figure 16. Input Current vs. Forward Voltage**





Figure 17. I<sub>oH</sub> Test Circuit **Figure 18. I<sub>oL</sub> Test Circuit** 





Figure 19. V<sub>OH</sub> Test Circuit **Figure 20. V<sub>OL</sub> Test Circuit** 





**Figure 21. I<sub>FLH</sub> Test Circuit Figure 22. UVLO Test Circuit** 



Figure 23. t<sub>PLH</sub>, t<sub>PHL</sub>, and t<sub>f</sub> Test Circuit and Waveforms



**VOL VOH** Δ**t**  $\frac{\delta V}{\delta t} = \frac{V_{CM}}{\Delta t}$ 

 $\rightarrow$  tp<sub>LH</sub>  $\leftarrow$ 

**t<sub>r</sub>**  $\leftarrow$  **t**<sub>f</sub>

**10% 50% 90%**

**IF**

 $V_{\text{OUT}}$ 

**Figure 24. CMR Test Circuit and Waveforms**

#### **Applications Information**

#### **Eliminating Negative IGBT Gate Drive**

To keep the IGBT firmly off, the HCPL-5120 has a very low maximum  $V_{OL}$  specification of 0.5 V. The HCPL-5120 realizes this very low  $V_{\text{o}}$  by using a DMOS transistor with 1  $\Omega$  (typical) on resistance in its pull down circuit. When the HCPL-5120 is in the low state, the IGBT gate is shorted to the emitter by  $\mathsf{R}_{\mathsf{g}}$  + 1  $\Omega$ . Minimizing Rg and the lead inductance from the HCPL-5120 to the IGBT gate and emitter (possibly by mounting the HCPL-5120 on a small PC board directly above the IGBT) can eliminate the need for negative IGBT gate drive in many applications as shown in Figure 25. Care should be taken with such a PC board design to avoid routing the IGBT collector or emitter traces close to the HCPL-5120 input as this can result in unwanted coupling of transient signals into the HCPL-5120 and degrade performance. (If the IGBT drain must be routed near the HCPL-5120 input, then the LED should be reverse-biased when in the off state, to prevent the transient signals coupled from the IGBT drain from turning on the HCPL-5120.)

## **Selecting the Gate Resistor (Rg ) to Minimize IGBT Switching Losses.**

## Step 1: Calculate R<sub>g</sub> Minimum from the I<sub>ol</sub> Peak Specification.

The IGBT and  $\mathsf{R}_{_\mathsf{q}}$  in Figure 26 can be analyzed as a simple RC circuit with a voltage supplied by the HCPL-5120.

$$
R_g = \frac{(V_{cc} - V_{EE} - V_{ol})}{I_{OLPEAK}}
$$
  
= 
$$
\frac{(V_{cc} - V_{EE} - 2V)}{I_{OLPEAK}}
$$
  
= 
$$
\frac{(15 V + 5 V - 2V)}{I_{OLPEAK}}
$$
  
= 
$$
\frac{(15 V + 5 V - 2V)}{2.5 A}
$$

 $= 7.2 \Omega \approx 8 \Omega$ 

The  $V_{\text{o}}$  value of 2 V in the previous equation is a conservative value of  $V_{\text{o}}$  at the peak current of 2.5A (see Figure 6). At lower Rg values the voltage supplied by the HCPL-5120 is not an ideal voltage step. This results in lower peak currents (more margin) than predicted by this analysis. When negative gate drive is not used  $V_{ee}$  in the previous equation is equal to zero volts

#### Step 2: Check the HCPL-5120 Power Dissipation and Increase R<sub>g</sub> if **Necessary.**

The HCPL-5120 total power dissipation  $(P_{T})$  is equal to the sum of the emitter power (P<sub>E</sub>) and the output power  $(P_0)$ :

$$
P_{\tau} = P_{E} + P_{\odot}
$$
  
\n
$$
P_{E} = I_{F} \bullet V_{F} \bullet Duty \text{ Cycle}
$$
  
\n
$$
P_{\odot} = P_{O(BIAS)} + P_{O(SWITCHING)}
$$
  
\n
$$
= I_{CC} \bullet (V_{CC} - V_{EE}) + ESW(R_{q}, Q_{q}) \bullet t
$$

For the circuit in Figure 26 with  $I_F$  (worst case) = 18 mA,  $R_{q} = 8 \Omega$ , Max Duty Cycle = 80%, Q<sub>g</sub> = 500 nC, f = 20 kHz and  $T_{\text{A}}$  max = 125°C:

$$
PE = 18 mA • 1.8 V • 0.8 = 26 mW
$$
  
\n
$$
Po = 4.25 mA • 20 V + 1.0 \mu J • 20 kHz
$$
  
\n
$$
= 85 mW + 20 mW
$$
  
\n
$$
= 105 mW
$$
  
\n
$$
< 112 mW (PO(MAX) @ 125°C = 250 mW - 23°C • 6 mW/°C)
$$

The value of 4.25 mA for  $I_{cc}$  in the previous equation was obtained by derating the  $I_{cc}$  max of 5 mA (which occurs at -55 $\degree$ C) to I<sub>cc</sub> max at 125 $\degree$ C.

Since P<sub>o</sub> for this case is less than P<sub>o(MAX)</sub>, R<sub>g</sub> of 8  $\Omega$  is appropriate.



**Figure 25. Recommended LED Drive and Application Circuit** 



**Figure 26. Typical Application Circuit with Negative IGBT Gate Drive**





**Figure 27. Energy Dissipated in the HCPL-5120 for Each IGBT Switching Cycle**



**Figure 28. Optocoupler Input to Output Capacitance Model for Unshielded Optocouplers.**

## **LED Drive Circuit Considerations for Ultra High CMR Performance.**

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 28. The HCPL-5120 improves CMR performance by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and optocoupler pins 5-8 as shown in Figure 29. This capacitive coupling causes perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 25), can achieve 10 kV/us CMR while minimizing component complexity. Techniques to keep the LED in the proper state are discussed in the next two sections.



**Figure 29. Optocoupler Input to Output Capacitance Model for Shielded Optocouplers.**

## **CMR with the LED On (CMRH ).**

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. A minimum LED current of 10 mA provides adequate margin over the maximum  $I<sub>FH</sub>$  of 7 mA to achieve 10 kV/ $\mu$ s CMR.

## CMR with the LED Off (CMR<sub>L</sub>).

A high CMR LED drive circuit must keep the LED off  $(V<sub>r</sub>)$  $\leq V_{E(OFE)}$ ) during common mode transients. For example, during a -dV $_{cm}$ /dt transient in Figure 30, the current flowing through  $\ddot{C}_{LEPP}$  also flows through the  $R_{SAT}$  and  $V_{SAT}$  of the logic gate. As long as the low state voltage developed across the logic gate is less than  $V_{F(OFF)}$ , the LED will remain off and no common mode failure will occur.

The open collector drive circuit, shown in Figure 31, cannot keep the LED off during a  $+dV_{cm}/dt$  transient, since all the current flowing through  $C_{LEDN}^{cm}$  must be supplied by the LED, and it is not recommended for applications requiring ultra high CMR<sub>L</sub> performance. Figure 32 is an alternative drive circuit which, like the recommended application circuit (Figure 25), does achieve ultra high CMR performance by shunting the LED in the off state.



**Figure 30. Equivalent Circuit for Figure 25 During Common Mode Transient.**





**Figure 31. Not Recommended Open Collector Drive Circuit Figure 32. Recommended LED Drive Circuit for Ultra-High CMR**

### **IPM Dead Time and Propagation Delay Specifications.**

The HCPL-5120 includes a Propagation Delay Difference (PDD) specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time period during which both the high and low side power transistors (Q1 and Q2 in Figure 25) are off. Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices between the high and low voltage motor rail.

To minimize dead time in a given design, the turn on

of LED2 should be delayed (relative to the turn off of LED1) so that under worst-case conditions, transistor Q1 has just turned off when transistor Q2 turns on, as shown in Figure 33. The amount of delay necessary to achieve this conditions is equal to the maximum value of the propagation delay difference specification, PDD- $_{MAX}$ , which is specified to be 350 ns over the operating temperature range of -55°C to 125°C.

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specifications as shown in Figure 34. The maximum dead time for the HCPL-5120 is 700 ns (= 350 ns - (-350 ns)) over an operating temperature range of -55 $\degree$ C to 125 $\degree$ C.

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.



**\*PDD = PROPAGATION DELAY DIFFERENCE**

**Q1 OFF Q2 ON**

**NOTE: FOR DEAD TIME AND PDD CALCULATIONS ALL PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.**



**Figure 35. Input Thermal Derating Curve, Dependence of case-to-ambient Thermal Resistance**

**Figure 34. Waveforms for Dead Time Calculations**



**Figure 36. Output Thermal Derating Curve, Dependence of case-to-ambient Thermal Resistance**