

LTC7066

## 150V Half Bridge Driver with Floating Grounds and Adjustable Dead Time

## FEATURES

- Unique Symmetric Floating Gate Driver Architecture
- High Noise Immunity, Tolerates ±10V Ground Difference
- 140V Maximum Input Voltage Independent of IC Supply Voltage V<sub>CC</sub>
- 5V to 14V V<sub>CC</sub> Operating Voltage
- 4V to 14V Gate Driver Voltage
- 0.8Ω Pull-Down, 1.5Ω Pull-Up for Fast Turn-On/Off
- Adaptive Shoot-Through Protection
- Adjustable Dead Time
- TTL/CMOS Compatible Input
- V<sub>CC</sub> UVLO/OVLO and Floating Supplies UVLO
- Drives Dual N-Channel MOSFETs
- Open-Drain Fault Indicator (V<sub>CC</sub> UVLO/OVLO, Gate Driver UVLO and Thermal Shutdown)
- Available in Thermally Enhanced 12-LEAD MSOP
- AEC-Q100 Qualified for Automotive Applications

## **APPLICATIONS**

- Automotive and Industrial Power Systems
- Telecommunication Power Systems
- Half-Bridge and Full-Bridge Converters

## DESCRIPTION


The LTC®7066 drives two N-Channel MOSFETs in a half-bridge configuration with supply voltages up to 140V. Both high-side and low-side drivers can drive the MOSFETs with a different ground reference, providing excellent noise and transient immunity.

Its powerful  $0.8\Omega$  pull-down and  $1.5\Omega$  pull-up MOSFET drivers allow the use of large gate capacitance high voltage MOSFETs. Additional features include UVLO, TTL/ CMOS compatible inputs, adjustable turn-on/-off delays, and shoot-through protection.

For a similar driver in this product family, please see the chart below.

PARAMETER	LTC7060	LTC7061	LTC7062	LTC7066
Input Signal	Three-State PWM	CMOS/ TTL Logic	CMOS/ TTL Logic	CMOS/ TTL Logic
Shoot-Through Protection	Yes	Yes	No	Yes
Absolute Max Voltage	115V	115V	115V	150V
V <sub>CC</sub> Falling UVLO	5.3V	4.3V	4.3V	4.3V

All registered trademarks and trademarks are the property of their respective owners.




## TYPICAL APPLICATION

## **ABSOLUTE MAXIMUM RATINGS**

(Note 1)

V <sub>CC</sub> Supply Voltage	
Top Side Driver Voltage (BST)	
Bottom Side Driver Voltage (BGV <sub>CC</sub> )	–0.3V to 150V
SW, BGRTN	–10V to 150V
(BST-SW)	0.3V to 15V
(BGV <sub>CC</sub> -BGRTN)	
FLT	–0.3V to 15V
DT, BOTIN, TOPIN	–0.3V to 6V
Driver Output TG (With Respect to SW	')–0.3V to 15V
Driver Output BG (With Respect to BGR	FN) –0.3V to 15V
<b>Operating Junction Temperature Range</b>	e
(Note 2, 3)	–40°C to 150°C
Storage Temperature Range	

PIN CONFIGURATION



Note: All voltages are referred to SGND unless otherwise noted.

## ORDER INFORMATION

LEAD FREE FINISH TAPE AND REEL		PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE			
LTC7066RMSE#PBF	7066RMSE#PBF LTC7066RMSE#TRPBF LTC7066 12-Lead Plastic MSOP -		-40°C to 150°C				
AUTOMOTIVE PRODUCTS**							
LTC7066RMSE#WPBF	LTC7066RMSE#WTRPBF	LTC7066	12-Lead Plastic MSOP	–40°C to 150°C			

Contact the factory for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.adi.com/leadfree/

For more information on tape and reel specifications, go to: http://www.adi.com/tapeandreel/

Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

\*\*Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

## **ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the specified operating

temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$  (Note 2).  $V_{CC} = V_{BGVCC} = V_{BST} = 10V$ ,  $V_{BGRTN} = V_{SW} = 0V$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS	
Input Supply and V <sub>CC</sub> Supply								
V <sub>IN</sub>	Input Supply Operating Range					140	V	
V <sub>CC</sub>	IC Supply Operating Range			5		14	V	
IVCC	V <sub>CC</sub> Supply Current	$V_{\text{TOPIN}} = V_{\text{BOTIN}} = 0V, R_{\text{DT}} = 100 \text{k}\Omega$			0.3		mA	
V <sub>UVLO_VCC</sub>	V <sub>CC</sub> Undervoltage Lockout Threshold	V <sub>CC</sub> Falling			4.3		V	
		Hysteresis			0.2		V	
V <sub>OVLO_VCC</sub>	V <sub>CC</sub> OVLO Threshold	V <sub>CC</sub> Rising			14.6		V	
		Hysteresis			0.8		V	

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C (Note 2). V<sub>CC</sub> = V<sub>BGVCC</sub> = V<sub>BST</sub> = 10V, V<sub>BGRTN</sub> = V<sub>SW</sub> = 0V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
TG Gate Driver	Supply (BST-SW)		I			
V <sub>BST-SW</sub>	TG Driver Supply Voltage Range (With Respect to SW)		4		14	V
I <sub>BST</sub>	Total BST Current (Note 4)	TG = Low		8.9		μA
		TG = High		146		μA
V <sub>UVLO_BST</sub>	Undervoltage Lockout Threshold	BST Falling, With Respect to SW		3.4		V
		Hysteresis		0.3		V
BG Gate Driver	Supply (BGV <sub>CC</sub> -BGRTN)					
V <sub>BGVCC</sub> -BGRTN	BG Driver Supply Voltage Range (With Respect to BGRTN)		4		14	V
IBGVCC	Total BGV <sub>CC</sub> Current (Note 4)	BG = Low		8.9		μA
		BG = High		146		μA
V <sub>UVLO_BGVCC</sub>	Undervoltage Lockout Threshold	$BGV_CC$ Falling, With Respect to $BGRTN$		3.4		V
		Hysteresis		0.3		V
Input Signal (T	OPIN, BOTIN)					
VIH(TOPIN)	TG Turn-On Input Threshold	TOPIN Rising			1.75	V
VIL(TOPIN)	TG Turn-Off Input Threshold	TOPIN Falling	0.5			V
V <sub>IH(BOTIN)</sub>	BG Turn-On Input Threshold	BOTIN Rising			1.75	V
V <sub>IL(BOTIN)</sub>	BG Turn-Off Input Threshold	BOTIN Falling	0.5			V
R <sub>DOWN_TOPIN</sub>	TOPIN Internal Pull-Down Resistor			1000		kΩ
R <sub>DOWN_BOTIN</sub>	BOTIN Internal Pull-Down Resistor			1000		kΩ
Dead Time and	FAULT (DT, FLT)					
t <sub>PLH(BG)</sub> / t <sub>PLH(TG)</sub>	BG/TG Low to TG/BG High Propagation Delay (Dead Time)	$R_{DT} = 0\Omega$		31		ns
		$R_{DT} = 24.9 k\Omega$		43		ns
		$R_{DT} = 64.9 k\Omega$		62		ns
		$R_{DT} = 100 k\Omega$		76		ns
		R <sub>DT</sub> = Open		250		ns
R <sub>FLTb</sub>	FLT Pin Pull-down Resistor			60		Ω
t <sub>FLTb</sub>	FLT Pin Delay	Low to High		100		μs
Gate Driver Out	tput (TG)					
V <sub>OH(TG)</sub>	TG High Output Voltage	$I_{TG} = -100 \text{mA}, V_{OH(TG)} = V_{BST} - V_{TG}$		150		mV
V <sub>OL(TG)</sub>	TG Low Output Voltage	$I_{TG}$ = 100mA, $V_{OL(TG)}$ = $V_{TG} - V_{SW}$		80		mV
R <sub>TG_UP</sub>	TG Pull-Up Resistance	V <sub>BST-SW</sub> = 10V		1.5		Ω
R <sub>TG_DOWN</sub>	TG Pull-Down Resistance	V <sub>BST-SW</sub> = 10V		0.8		Ω
Gate Driver Out	tput (BG)					
V <sub>OH(BG)</sub>	BG High Output Voltage	$I_{BG} = -100 \text{mA}, V_{OH(BG)} = V_{BGVCC} - V_{BG}$		150		mV
V <sub>OL(BG)</sub>	BG Low Output Voltage	$I_{BG} = 100 \text{mA}, V_{OL(BG)} = V_{BG} - V_{BGRTN}$		80		mV
R <sub>BG_UP</sub>	BG Pull-Up Resistance	V <sub>BGVCC-BGRTN</sub> =10V		1.5		Ω
R <sub>BG_DOWN</sub>	BG Pull-Down Resistance	V <sub>BGVCC-BGRTN</sub> =10V		0.8		Ω

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C (Note 2). V<sub>CC</sub> = V<sub>BGVCC</sub> = V<sub>BST</sub> = 10V, V<sub>BGRTN</sub> = V<sub>SW</sub> = 0V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS		
Switching Time									
t <sub>PDLH(TG)</sub>	TOPIN High to TG High Propagation Delay				20		ns		
t <sub>PDHL(TG)</sub>	TOPIN Low to TG Low Propagation Delay				20		ns		
t <sub>PDLH(BG)</sub>	BOTIN High to BG High Propagation Delay				21		ns		
t <sub>PDHL(BG)</sub>	BOTIN Low to BG Low Propagation Delay				21		ns		
t <sub>r(BG)</sub>	BG Output Rise Time	10% to 90%, C <sub>LOAD</sub> = 3nF			18		ns		
t <sub>f(BG)</sub>	BG Output Fall Time	10% to 90%, C <sub>LOAD</sub> = 3nF			14		ns		
t <sub>r(TG)</sub>	TG Output Rise Time	10% to 90%, C <sub>LOAD</sub> = 3nF			18		ns		
t <sub>f(TG)</sub>	TG Output Fall Time	10% to 90%, C <sub>LOAD</sub> = 3nF			14		ns		

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Ratings for extended periods may affect device reliability and lifetime.


Note 2: The LTC7066R is specified over -40°C to 150°C operating junction temperature range. High junction temperature degrades operation lifetimes; operating lifetime is derated for junction temperatures greater than 125°C. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environment factors.


Note 3: T<sub>.1</sub> is calculated from the ambient temperature T<sub>A</sub> and power dissipation PD according to the following formula:

> $T_{I} = T_A + (P_D \bullet 51 \text{ °C/W})$  for LFCSP package;  $T_{I} = T_A + (P_D \bullet 40 \text{ °C/W})$  for MSOP package.


Note 4: The total current includes both the current from BGV<sub>CC</sub>/BST to BGRTN/SW and the current to SGND. Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. Note 5: Rise and fall times are measured using 10% and 90% levels.

#### **TYPICAL PERFORMANCE CHARACTERISTICS** $T_A = 25^{\circ}C$ , unless otherwise noted.







#### V<sub>CC</sub> Undervoltage Lockout **Thresholds vs Temperature**




## TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$ , unless otherwise noted.

Supply Current vs Input







#### Switching Supply Current vs Load Capacitance




Rise and Fall Time vs Floating Supply Voltage




Rise and Fall Time vs Load Capacitance




Propagation Delay vs Floating Supply Voltage




Dead Time vs Floating Supply Voltage




Rev. 0







## **TYPICAL PERFORMANCE CHARACTERISTICS** $T_A = 25^{\circ}C$ , unless otherwise noted.



## PIN FUNCTIONS

**V<sub>CC</sub>:** V<sub>CC</sub> Supply. The IC bias supply refers to the SGND pin. An internal 4.5V supply is generated from the V<sub>CC</sub> supply to bias most of the internal circuitry. A bypass capacitor with a minimum value of 0.1µF should be tied between this pin and the SGND pin.

**BGV<sub>CC</sub>:** Bottom MOSFET Driver Supply. The bottom MOSFET gate driver is biased between this pin and BGRTN pin. An external capacitor should be tied between this pin and BGRTN and placed close to the IC.

**BGRTN:** Bottom MOSFET Driver Return. The bottom gate driver is biased between  $BGV_{CC}$  and BGRTN. Kelvin connect BGRTN to the bottom MOSFET source pin for high noise immunity. The voltage difference between the BGRTN pin and the SGND can be -10V to 150V.

**BG:** Bottom MOSFET Gate Driver Output. This pin drives the gate of the N-channel MOSFET between BGRTN and BGV<sub>CC</sub>.

**BST:** Top MOSFET Driver Supply. The top MOSFET gate driver is biased between this pin and the SW pin. An external capacitor should be tied between this pin and SW pin and placed close to the IC.

**SW:** Top MOSFET Driver Return. The top gate driver is biased between BST and SW. Kelvin connect SW to the top MOSFET source pin for high noise immunity. The voltage difference between the SW pin and SGND can be -10V to 150V.

**TG:** Top MOSFET Gate Driver Output. This pin drives the gate of the N-channel MOSFET between SW and BST.

**DT:** Dead-Time Program Pin Referred to the SGND Pin. A single resistor from this pin to SGND sets the BG/TG low to TG/BG high propagation delay. See the operation section for details.


**TOPIN:** Logic input for the top-side driver. If TOPIN is unbiased or floating, TG is held low.

**BOTIN:** Logic input for the bottom-side driver. If BOTIN is unbiased or floating, BG is held low.


**FLT**: Open Drain Fault Output Pin Referred to the SGND Pin. Open-drain output that pulls to SGND during  $V_{CC}$  UVLO/OVLO and floating supplies UVLO condition. The typical pull-down resistance is  $60\Omega$ .

**SGND:** Chip Ground. The exposed pad must be soldered to the PCB ground for electrical contact and for rated thermal performance.

## **BLOCK DIAGRAM**



## TIMING DIAGRAM



## **OVERVIEW**

The LTC7066 has two ground-referenced, low voltage digital signal inputs to drive two N-channel power MOSFETs in a half bridge configuration. The output BG is driven high or low, swinging between  $BGV_{CC}$  and BGRTN, depending on the BOTIN pin. Similarly, the output TG is swinging between BST and SW. Each channel is controlled by its input pins (TOPIN and BOTIN), allowing independent flexibility to control on and off state of the output but not allowing TG and BG outputs to be turned high at the same time.

LTC7066 features a robust drive with excellent noise and transient immunity, including large negative ground difference tolerance (–10V) on switch nodes (SW, BGRTN). The symmetric design allows the half bridge output to be inverting or non-inverting of the input logic.

## V<sub>CC</sub> SUPPLY

 $V_{CC}$  is the power supply for the LTC7066's internal circuitry. An internal 4.5V supply is generated from the  $V_{CC}$  supply to bias most of the internal circuits referred to SGND. The  $V_{CC}$  pin may be tied to the BGV<sub>CC</sub> pin if SGND and BGRTN are at the same potential.  $V_{CC}$  is independent of  $V_{IN}$ .

#### **INPUT STAGE (TOPIN, BOTIN)**

The LTC7066 employs two logic inputs with fixed transition thresholds. When the voltage on TOPIN is greater than the threshold  $V_{IH(TOPIN)}$ , TG is pulled up to BST, turning the high side MOSFET on. This MOSFET will stay on until TOPIN falls below  $V_{IL(TOPIN)}$ . Similarly, when BOTIN is greater than  $V_{IH(BOTIN)}$ , BG is pulled up to BGV<sub>CC</sub>, turning the low side MOSFET on. BG will stay high until BOTIN falls below the threshold  $V_{IL(BOTIN)}$ .

The hysteresis between the corresponding  $V_{IH}$  and  $V_{IL}$  voltage levels eliminates false triggering due to the noise during switch transitions. However, care should be taken to keep noise from coupling into the input pins (TOPIN, BOTIN), particularly in high frequency and high voltage applications.

When the TOPIN/BOTIN pin is floating, there is an internal  $1000k\Omega$  pull-down resistor from the TOPIN/BOTIN pin to SGND, keeping the TG/BG default state low if the input is not driven.

PWM controller IC may utilize both TOPIN and BOTIN input pins to perform Discontinuous Conduction Mode (DCM) in switching regulator applications.

## **OUTPUT STAGE**

A simplified version of the LTC7066's output stage is shown in Figure 1. Both TG and BG designs are symmetrical and have floating gate driver outputs. The pull-up device is a PMOS with a typical  $1.5\Omega$  R<sub>DS(ON)</sub>, and the pull-down device is a NMOS with a typical  $0.8\Omega$  R<sub>DS(ON)</sub>. The wide driver supply voltage ranging from 4V to 14V enables driving different power MOSFETs, such as logic level or higher threshold MOSFETs. However, LTC7066 is optimized for higher threshold MOSFETs (e.g., BST-SW = 10V and BGV<sub>CC</sub>-BGRTN = 10V). The driver output pull-up and pull-down resistance may increase with lower driver supply voltage.




Figure 1. Simplified Output Stage in Half-Bridge Configuration

Since power MOSFETs generally account for the majority of the power loss in a converter, it is important to turn them on and off quickly, thereby minimizing the transition time and power loss. The LTC7066's typical  $1.5\Omega$  pull-up resistance and  $0.8\Omega$  pull-down resistance are equivalent to 3A peak pull-up current and 6A peak pull-down current at a 10V driver supply. Both BG and TG can produce a rapid turn-on for the MOSFETs with the capability of driving a 3.3nF load with 18ns rise time.

Furthermore, a strong pull-down on the driver outputs prevents cross-conduction current. For example, in the half-bridge configuration shown in Figure 1, when BG turns the low-side power MOSFET off and TG turns the high-side power MOSFET on, the voltage on the SW pin could rise to VIN very rapidly. This high frequency positive voltage transient will couple through the CGD capacitance of the low-side power MOSFET to the BG pin. If the BG pin is not held down sufficiently, the voltage on the BG pin could rise above the threshold voltage of the lowside power MOSFET, momentarily turning it back on. As a result, both the high-side and low-side MOSFETs would be conducting, which would cause significant crossconduction current to flow through the MOSFETs from VIN to ground, thereby incurring substantial power loss and potentially damaging the MOSFETs. For this reason, short PCB traces for BG and TG pins, minimizing parasitic inductances, are recommended.

#### PROTECTION CIRCUITRY

When using the LTC7066, care must be taken not to exceed any of the Absolute Maximum Ratings. As an added safeguard, the LTC7066 incorporates an overtemperature shutdown feature. If the junction temperature reaches approximately 180°C, the LTC7066 will enter thermal shutdown mode and BG will be pulled to BGRTN; TG will be pulled to SW. Normal operation will resume when the junction temperature cools down below 165°C. The overtemperature level is not production tested. The LTC7066 is guaranteed to operate below 150°C.

The LTC7066 contains both undervoltage and overvoltage lockout detectors that monitor the V<sub>CC</sub> supply. When V<sub>CC</sub> falls below 4.3V or rises above 14.6V, the output pins BG

and TG are pulled to BGRTN and SW, respectively. This turns off both the external MOSFETs. When  $V_{CC}$  reaches adequate supply voltage but less than the overvoltage threshold, normal operation will resume.

Additional undervoltage lockout circuitry is included in each floating driver supply. BG will be pulled down to BGRTN when the floating voltage from  $BGV_{CC}$  to BGRTN falls below 3.3V. Similarly, TG will be pulled down to SW when the floating voltage from BST to SW is less than 3.3V.

Both V<sub>CC</sub>, BST-SW, and BGV<sub>CC</sub>-BGRTN protection functions are provided with a hysteresis feature. This hysteresis prevents chatter when there is ground noise from the power supply. This also allows the device to accept a small drop in the bias voltage when the device starts switching and quiescent current consumption increases instantly, as well as when the boot-strap circuit charges the boot-strap capacitor during the first instance of BG turn-on causing a drop in V<sub>CC</sub> voltage.

The normal operation and undervoltage/overvoltage logic table is shown in Table 1.

	Table 1: Horman operation and endertentage, evententage Legie									
TOPIN	BOTIN	V <sub>CC</sub> UVLO or OVLO	(BST-SW) UVLO	(BGV <sub>CC</sub> - BGRTN) UVLO	THERMAL Shutdown	TG	BG	FLTB		
Х	Х	Х	Х	Х	Yes	L	L	L		
Х	Х	Yes	Х	Х	No	L	L	L		
Х	Н	No	Yes	N	No	L	Н	L		
Н	Х	No	No	Yes	No	Н	L	L		
L	Н	No	No	No	No	L	Н	Н		
Н	L	No	No	No	No	Н	L	Н		
High-Z	High-Z	No	No	No	No	L	L	Н		
		<b>"</b> D !! 0								

 Table 1. Normal Operation and Undervoltage/Overvoltage Logic

Note: "X" means "Don't Care", "H" means "High", and "L" means "Low".

#### ADAPTIVE SHOOT-THROUGH PROTECTION

Internal adaptive shoot-through protection circuitry monitors external MOSFETs to ensure that they do not conduct simultaneously. The LTC7066 does not allow the bottom MOSFET to turn on until the gate-source voltage of the top MOSFET is sufficiently low, and vice versa. This feature improves efficiency and reliability by eliminating potential shoot-through current through the MOSFETs during switching transitions.

### ADJUSTABLE DEAD TIME

To ensure robust shoot-through protection in high voltage half bridge configuration and switched capacitor converter applications, the LTC7066 provides a DT pin, which can be used to program the propagation delay during the BG/ TG low to TG/BG high transition (Dead Time). An external resistor ( $R_{DT}$ ) from the DT pin to the SGND equally sets both BG low to TG high propagation delay and TG low to BG high propagation delay. Their relationship can be seen in Figure 2. The dead time can be estimated by the following equation when the  $R_{DT}$  is less than 100k $\Omega$ :

Dead Time =  $R_{DT} \bullet 0.44 \text{ns/k}\Omega + 32 \text{ns}$ 

If the DT pin is shorted to SGND, the dead time is 32ns. If the DT pin is floating, the dead time is around 250ns.




Figure 2. Dead Time vs R<sub>DT</sub>

#### INPUT AND OUTPUT LOGIC RELATIONSHIP

LTC7066 output signal's dead time is always set to the longer of either the driver's minimum dead time,  $t_{dt}$ , or the input signal's own dead time. If BOTIN is turned high while TOPIN is still high, TOPIN will mute BOTIN rising edge. BG is allowed to go high after TOPIN goes low plus  $t_{dt}$ , and vice versa. This feature eliminates cross conduction and prevents the output from being disturbed by

the other input in the case of incorrect timing from the controller. It does not affect the programmed dead time setting for normal operation. Various driver dead time logic operating conditions are illustrated and explained in Figure 3.




Figure 3. LTC7066 Input and Output Logic Relationship

**Condition A:** TOPIN goes high, BOTIN goes low. BOTIN sets BG low immediately, TG is allowed to go high after  $t_{dt}$ .

**Condition B:** TOPIN goes low, BOTIN goes high. TOPIN sets TG low immediately, BG is allowed to go high after  $t_{dt}$ .

**Condition C:** TOPIN rising and BOTIN falling own dead time is longer than  $t_{dt}$ . Thus, when TOPIN goes high, TG is set high immediately.

**Condition D:** TOPIN falling and BOTIN rising own dead time is longer than  $t_{dt}$ . Thus, when BOTIN goes high, BG is set high immediately.

**Condition E:** TOPIN goes high, while BOTIN is still high. BOTIN mutes TOPIN rising edge. TG is allowed to go high after BOTIN goes low plus  $t_{dt}$ .

**Condition F:** BOTIN goes high, while TOPIN is still high. TOPIN mutes BOTIN rising edge. BG is allowed to go high after TOTIN goes low plus  $t_{dt}$ .

Note: TG refers to SW and BG refers to BGRTN.

### FAULT FLAG

The  $\overline{\text{FLT}}$  pin is connected to the open-drain of an internal N-channel MOSFET. It needs a pull-up resistor (e.g.,  $51\text{k}\Omega$ ) tied to a supply such as V<sub>CC</sub> or any other bias voltage up to 15V. The  $\overline{\text{FLT}}$  pin is pulled low to SGND immediately if any of these conditions are met:

a. The  $V_{\text{CC}}$  is below its UVLO threshold or above its OVLO threshold.

## **APPLICATIONS INFORMATION**

#### BOOTSTRAPPED SUPPLY (BGV<sub>CC</sub>-BGRTN, BST-SW)

Either or both of the BGV<sub>CC</sub>-BGRTN and BST-SW supplies can be bootstrapped. An external boost capacitor, C<sub>B</sub>, connected between BGV<sub>CC</sub> and BGRTN or between BST and SW, supplies the gate driver voltage for its respective MOSFET driver. When the external MOSFET is turned on, the driver places the C<sub>B</sub> voltage across the gate-source of the MOSFET. This enhances the MOSFET and turns it on.

The charge to turn on the external MOSFET is referred to gate charge,  $Q_G$ , and is typically specified in the external MOSFET datasheet. The boost capacitor,  $C_B$ , needs to have at least 10 times the gate capacitance to turn on the external MOSFET fully. Gate charge can range from 5nC to hundreds of nC and is influenced by the gate drive level and type of external MOSFET used. For most applications, a capacitor value of 0.1µF for  $C_B$  will be sufficient. However, if multiple MOSFETs are paralleled and driven by the LTC7066,  $C_B$  capacitance needs to be increased correspondingly and the following relationship for the CB should be maintained:

$$C_B > \frac{10 \cdot External MOFSET Q_G}{1V}$$

An external supply, typically V<sub>CC</sub> connected through a Schottky diode, is required to keep the C<sub>B</sub> charged. The LTC7066 does not charge the C<sub>B</sub> and always discharges the C<sub>B</sub>. When the BG/TG is high, the total current from BGV<sub>CC</sub>/BST to BGRTN/SW and SGND is typically 146 $\mu$ A; when the BG/TG is low, the total current from BGV<sub>CC</sub>/BST is typically 9 $\mu$ A.

- b. (BGV<sub>CC</sub>-BGRTN) is below its UVLO threshold.
- c. (BST-SW) is below its UVLO threshold.
- d. The junction temperature reaches approximately 180°C.

When all the faults are cleared, the  $\overline{FLT}$  pin is pulled up by the external resistor after a built-in 100µs delay.

#### **POWER DISSIPATION**

To ensure proper operation and long-term reliability, the LTC7066 must not operate beyond its maximum temperature rating. Package junction temperature can be calculated by:

$$\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{A} + (\mathsf{P}_\mathsf{D})(\theta_\mathsf{J}_\mathsf{A})$$

where:

 $T_J$  = junction temperature  $T_A$  = ambient temperature

 $P_{D}$  = power dissipation

 $\theta_{JA}$  = junction-to-ambient thermal resistance

Power dissipation consists of standby, switching and capacitive load power losses:

$$P_{D} = P_{DC} + P_{AC} + P_{QG}$$

where:

P<sub>DC</sub> = quiescent power loss

 $P_{AC}$  = internal switching loss at input frequency  $f_{IN}$ 

 $P_{QG}$  = loss due to turning on and off external MOSEFT with gate charge  $Q_G$  at frequency  $f_{IN}$ 

The LTC7066 consumes very little quiescent current. The DC power loss at  $V_{CC} = 10V$  is only (10V)(0.3mA) = 3mW.

At a particular switching frequency, the internal power loss increases due to both the AC currents required to charge and discharge internal nodal capacitances and the cross-conduction currents in internal logic gates.

# **APPLICATIONS INFORMATION**

The sum of the quiescent current and internal switching current with no load is shown in the Typical Performance Characteristics plot of Switching Supply Current vs Input Frequency.

The gate charge losses are primarily due to the large AC currents required to charge and discharge the capacitance of the external MOSFETs during switching. For identical pure capacitive loads  $C_{LOAD}$  on BG and TG at switching frequency  $f_{IN}$ , the load losses would be:

$$P_{CLOAD} = (C_{LOAD})(f_{IN})[(V_{BST-SW})^2 + (V_{BGVCC-BGRTN})^2]$$

In a typical synchronous buck configuration, the V<sub>CC</sub> is connected to the power for the bottom MOSFET driver, BGV<sub>CC</sub>. V<sub>BST-SW</sub> is equal to V<sub>CC</sub> -V<sub>D</sub>, where V<sub>D</sub> is the forward voltage drop of the external Schottky diode between V<sub>CC</sub> and BST. If this drop is small relative to V<sub>CC</sub>, the load losses can be approximated as:

$$P_{CLOAD} \approx 2(C_{LOAD})(f_{IN})(V_{CC})^2$$

Unlike a pure capacitive load, a power MOSFET's gate capacitance seen by the driver output varies with its  $V_{GS}$  voltage level during switching. A MOSFET's capacitive load power dissipation can be calculated using its gate charge,  $Q_G$ . The  $Q_G$  value corresponding to the MOSFET's  $V_{GS}$  value ( $V_{CC}$  in this case) can be readily obtained from the manufacturer's  $Q_G$  vs  $V_{GS}$  curves. For identical MOSFETs on BG and TG:

 $P_{QG}\approx 2(Q_G)(f_{IN})(V_{CC})$ 

#### **BYPASSING AND GROUNDING**


The LTC7066 requires proper bypassing on the V<sub>CC</sub>,  $V_{BST-SW}$ , and  $V_{BGVCC-BGRTN}$  supplies due to its high-speed

switching (nanoseconds) and large AC currents (amperes). Careless component placement and PCB trace routing may cause excessive ringing and under/overshoot.

To obtain the optimum performance form the LTC7066:

- Mount the bypass capacitors as close as possible between the  $V_{CC}$  and SGND pins, the  $BGV_{CC}$  and BGRTN pins, and the BST and SW pins. The leads should be shortened as much as possible to reduce lead inductance.
- Use a low-inductance, low-impedance ground plane to reduce any ground drop and stray capacitance. Remember that the LTC7066 switches greater than 5A peak currents and any significant ground drop will degrade signal integrity.
- Plan the power/ground routing carefully. Know where the large load-switching current is coming from and going to. Maintain separate ground return paths for the input pin and the output power stage.
- Kelvin connect the TG pin to the top MOSFET gate and the SW pin to the top MOSFET source. Kelvin connect the BG pin to the bottom MOSFET gate and BGRTN to the bottom MOSFET source. Keep the copper trace between the driver output pin and the load short and wide.
- Be sure to solder the Exposed Pad on the back side of the LTC7066 packages to the board. Failure to make good thermal contact between the exposed back side and the copper board will result in thermal resistances far greater than specified for the packages.

## PACKAGE DESCRIPTION



**MSE Package** 

2. DRAWING NOT TO SCALE

3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

- INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX 6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL

NOT EXCEED 0.254mm (.010") PER SIDE.