


**Features**

- ◆ 256K x 36, 512K x 18 memory configurations
- ◆ Supports high system speed:
  - 166MHz 3.5ns clock access time
  - 150MHz 3.8ns clock access time
  - 133MHz 4.2ns clock access time
- ◆ Self-timed write cycle with global write control ( $\overline{GW}$ ), byte write enable ( $\overline{BWE}$ ), and byte writes ( $\overline{BWx}$ )
- ◆  $\overline{LBO}$  input selects interleaved or linear burst mode
- ◆ 3.3V core power supply
- ◆ Power down controlled by ZZ input
- ◆ 3.3V I/O supply ( $V_{DDQ}$ )
- ◆ Packaged in a JEDEC Standard 100-pin thin plastic quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA).

**Functional Block Diagram**



5301 drw 01

## Description

The IDT71V67603/7803 are high-speed SRAMs organized as 256K x 36/512K x 18. The IDT71V67603/7803 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V67603/7803 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected ( $\overline{ADV}$ =LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the  $\overline{LBO}$  input pin.

The IDT71V67603/7803 SRAMs utilize a high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP), a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

## Pin Description Summary

A0-A18	Address Inputs	Input	Synchronous
$\overline{CE}$	Chip Enable	Input	Synchronous
CS <sub>0</sub> , $\overline{CS}_1$	Chip Selects	Input	Synchronous
$\overline{OE}$	Output Enable	Input	Asynchronous
$\overline{GW}$	Global Write Enable	Input	Synchronous
$\overline{BWE}$	Byte Write Enable	Input	Synchronous
$\overline{BW}_1$ , $\overline{BW}_2$ , $\overline{BW}_3$ , $\overline{BW}_4^{(1)}$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
$\overline{ADV}$	Burst Address Advance	Input	Synchronous
$\overline{ADSC}$	Address Status (Cache Controller)	Input	Synchronous
$\overline{ADSP}$	Address Status (Processor)	Input	Synchronous
$\overline{LBO}$	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O <sub>0</sub> -I/O <sub>31</sub> , I/OP <sub>1</sub> -I/OP <sub>4</sub>	Data Input / Output	I/O	Synchronous
V <sub>DD</sub> , V <sub>DDQ</sub>	Core Power, I/O Power	Supply	N/A
V <sub>SS</sub>	Ground	Supply	N/A

5310 tbl 01

### NOTE:

- $\overline{BW}_3$  and  $\overline{BW}_4$  are not applicable for the IDT71V67803.

Pin Definitions<sup>(1)</sup>

Symbol	Pin Function	I/O	Active	Description
A0-A18	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and $\overline{\text{ADSC}}$ Low or $\overline{\text{ADSP}}$ Low and $\overline{\text{CE}}$ Low.
$\overline{\text{ADSC}}$	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. $\overline{\text{ADSC}}$ is an active LOW input that is used to load the address registers with new addresses.
$\overline{\text{ADSP}}$	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. $\overline{\text{ADSP}}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{\text{ADSP}}$ is gated by $\overline{\text{CE}}$ .
$\overline{\text{ADV}}$	Burst Address Advance	I	LOW	Synchronous Address Advance. $\overline{\text{ADV}}$ is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
$\overline{\text{BWE}}$	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs $\overline{\text{BW}}_1$ - $\overline{\text{BW}}_4$ . If $\overline{\text{BWE}}$ is LOW at the rising edge of CLK then $\overline{\text{BW}}_x$ inputs are passed to the next stage in the circuit. If $\overline{\text{BWE}}$ is HIGH then the byte write inputs are blocked and only $\overline{\text{GW}}$ can initiate a write cycle.
$\overline{\text{BW}}_1$ - $\overline{\text{BW}}_4$	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. $\overline{\text{BW}}_1$ controls I/O <sub>0-7</sub> , I/OP <sub>1</sub> , $\overline{\text{BW}}_2$ controls I/O <sub>8-15</sub> , I/OP <sub>2</sub> , etc. Any active byte write causes all outputs to be disabled.
$\overline{\text{CE}}$	Chip Enable	I	LOW	Synchronous chip enable. $\overline{\text{CE}}$ is used with $\text{CS}_0$ and $\overline{\text{CS}}_1$ to enable the IDT71V67603/7803. $\overline{\text{CE}}$ also gates $\overline{\text{ADSP}}$ .
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
$\text{CS}_0$	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. $\text{CS}_0$ is used with $\overline{\text{CE}}$ and $\overline{\text{CS}}_1$ to enable the chip.
$\overline{\text{CS}}_1$	Chip Select 1	I	LOW	Synchronous active LOW chip select. $\overline{\text{CS}}_1$ is used with $\overline{\text{CE}}$ and $\text{CS}_0$ to enable the chip.
$\overline{\text{GW}}$	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. $\overline{\text{GW}}$ supersedes individual byte write enables.
I/O <sub>0</sub> -I/O <sub>31</sub> I/OP <sub>1</sub> -I/OP <sub>4</sub>	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
$\overline{\text{LBO}}$	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When $\overline{\text{LBO}}$ is HIGH, the interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is LOW the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and must not change state while the device is operating.
$\overline{\text{OE}}$	Output Enable	I	LOW	Asynchronous output enable. When $\overline{\text{OE}}$ is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When $\overline{\text{OE}}$ is HIGH the I/O pins are in a high-impedance state.
V <sub>DD</sub>	Power Supply	N/A	N/A	3.3V core power supply.
V <sub>DDO</sub>	Power Supply	N/A	N/A	3.3V I/O Supply.
V <sub>SS</sub>	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V67603/7803 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.

5310 tbl 02

## NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

### Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V <sub>TERM</sub> <sup>(3,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub>	V
V <sub>TERM</sub> <sup>(4,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> +0.5	V
V <sub>TERM</sub> <sup>(5,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DDQ</sub> +0.5	V
T <sub>A</sub> <sup>(7)</sup>	Operating Temperature	-0 to +70	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	°C
P <sub>T</sub>	Power Dissipation	2.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

**NOTES:**

5310 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>DD</sub> terminals only.
- V<sub>DDQ</sub> terminals only.
- Input terminals only.
- I/O terminals only.
- This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V<sub>DDQ</sub> during power supply ramp up.
- T<sub>A</sub> is the "instant on" case temperature.

### Recommended Operating Temperature and Supply Voltage

Grade	Temperature <sup>(1)</sup>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

**NOTE:**

5310 tbl 04

- T<sub>A</sub> is the "instant on" case temperature.

### Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	3.135	3.3	3.465	V
V <sub>DDQ</sub>	I/O Supply Voltage	3.135	3.3	3.465	V
V <sub>SS</sub>	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage - Inputs	2.0	—	V <sub>DD</sub> +0.3	V
V <sub>IH</sub>	Input High Voltage - I/O	2.0	—	V <sub>DDQ</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.8	V

5310 tbl 05

**NOTE:**

- V<sub>IL</sub> (min) = -1.0V for pulse width less than t<sub>CVI2</sub>, once per cycle.

### 100 Pin TQFP Capacitance

(T<sub>A</sub> = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	5	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5310 tbl 07

### 165 fBGA Capacitance

(T<sub>A</sub> = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	7	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5310 tbl 07b

### 119 BGA Capacitance

(T<sub>A</sub> = +25°C, f = 1.0MHz)


Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	7	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5310 tbl 07a

**NOTE:**

- This parameter is guaranteed by device characterization, but not production tested.

Pin Configuration – 256K x 36, PKG100<sup>(3)</sup>




Top View  
100 TQFP

NOTES:

1. Pin 14 can either be directly connected to VDD, or connected to an input voltage  $\geq V_{IH}$ , or left unconnected.
2. Pin 64 can be left unconnected and the device will always remain in active mode.
3. This text does not indicate orientation of actual part-marking.

Pin Configuration – 512K x 18, PKG100<sup>(3)</sup>



Top View  
100 TQFP

NOTES:

1. Pin 14 can either be directly connected to V<sub>DD</sub>, or connected to an input voltage  $\geq V_{IH}$ , or left unconnected.
2. Pin 64 can be left unconnected and the device will always remain in active mode.
3. This text does not indicate orientation of actual part-marking.

Pin Configuration – 256K x 36, BG119, BGG119<sup>(4)</sup>

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS0	A3	ADSC	A9	A17	NC
C	NC	A7	A2	VDD	A12	A15	NC
D	I/O16	I/OP3	VSS	NC	VSS	I/OP2	I/O15
E	I/O17	I/O18	VSS	CE	VSS	I/O13	I/O14
F	VDDQ	I/O19	VSS	OE	VSS	I/O12	VDDQ
G	I/O20	I/O21	BW3	ADV	BW2	I/O11	I/O10
H	I/O22	I/O23	VSS	GW	VSS	I/O9	I/O8
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	I/O24	I/O26	VSS	CLK	VSS	I/O6	I/O7
L	I/O25	I/O27	BW4	NC	BW1	I/O4	I/O5
M	VDDQ	I/O28	VSS	BWE	VSS	I/O3	VDDQ
N	I/O29	I/O30	VSS	A1	VSS	I/O2	I/O1
P	I/O31	I/OP4	VSS	A0	VSS	I/OP1	I/O0
R	NC	A5	LBO	VDD	VDD/NC <sup>(1)</sup>	A13	NC
T	NC	NC	A10	A11	A14	NC	ZZ <sup>(2)</sup>
U	VDDQ	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	VDDQ

5310 drw 04

Top View

Pin Configuration – 512K x 18, BG119, BGG119<sup>(4)</sup>

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS0	A3	ADSC	A9	A18	NC
C	NC	A7	A2	VDD	A13	A17	NC
D	I/O8	NC	VSS	NC	VSS	I/OP1	NC
E	NC	I/O9	VSS	CE	VSS	NC	I/O7
F	VDDQ	NC	VSS	OE	VSS	I/O6	VDDQ
G	NC	I/O10	BW2	ADV	VSS	NC	I/O5
H	I/O11	NC	VSS	GW	VSS	I/O4	NC
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	NC	I/O12	VSS	CLK	VSS	NC	I/O3
L	I/O13	NC	VSS	NC	BW1	I/O2	NC
M	VDDQ	I/O14	VSS	BWE	VSS	NC	VDDQ
N	I/O15	NC	VSS	A1	VSS	I/O1	NC
P	NC	I/OP2	VSS	A0	VSS	NC	I/O0
R	NC	A5	LBO	VDD	VDD/NC <sup>(1)</sup>	A12	NC
T	NC	A10	A15	NC	A14	A11	ZZ <sup>(2)</sup>
U	VDDQ	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	VDDQ

5310 drw 05

Top View

NOTES:

1. R5 can either be directly connected to VDD, or connected to an input voltage  $\geq V_{IH}$ , or left unconnected.
2. T7 can be left unconnected and the device will always remain in active mode.
3. DNU= Do not use; these signals can either be left unconnected or tied to Vss.
4. This text does not indicate orientation of actual part-marking.

Pin Configuration – 256K x 36, BQ165, BQG165<sup>(4)</sup>

	1	2	3	4	5	6	7	8	9	10	11
A	NC	A7	$\overline{CE}$	$\overline{BW}_3$	$\overline{BW}_2$	$\overline{CS}_1$	$\overline{BWE}$	$\overline{ADSC}$	$\overline{ADV}$	A8	NC
B	NC	A6	CS0	$\overline{BW}_4$	$\overline{BW}_1$	CLK	$\overline{GW}$	$\overline{OE}$	$\overline{ADSP}$	A9	NC
C	I/O <sub>P3</sub>	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	I/O <sub>P2</sub>
D	I/O <sub>17</sub>	I/O <sub>16</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>15</sub>	I/O <sub>14</sub>
E	I/O <sub>19</sub>	I/O <sub>18</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>13</sub>	I/O <sub>12</sub>
F	I/O <sub>21</sub>	I/O <sub>20</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>11</sub>	I/O <sub>10</sub>
G	I/O <sub>23</sub>	I/O <sub>22</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>9</sub>	I/O <sub>8</sub>
H	VDD <sup>(1)</sup>	NC	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	ZZ <sup>(2)</sup>
J	I/O <sub>25</sub>	I/O <sub>24</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>7</sub>	I/O <sub>6</sub>
K	I/O <sub>27</sub>	I/O <sub>26</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>5</sub>	I/O <sub>4</sub>
L	I/O <sub>29</sub>	I/O <sub>28</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>3</sub>	I/O <sub>2</sub>
M	I/O <sub>31</sub>	I/O <sub>30</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>1</sub>	I/O <sub>0</sub>
N	I/O <sub>P4</sub>	NC	VDDQ	VSS	NC	NC	NC	VSS	VDDQ	NC	I/O <sub>P1</sub>
P	NC	NC	A5	A2	DNU <sup>(3)</sup>	A1	DNU <sup>(3)</sup>	A10	A13	A14	A17
R	$\overline{LBO}$	NC	A4	A3	DNU <sup>(3)</sup>	A0	DNU <sup>(3)</sup>	A11	A12	A15	A16

5310 tbl 17a

Pin Configuration – 512K x 18, BQ165, BQG165<sup>(4)</sup>

	1	2	3	4	5	6	7	8	9	10	11
A	NC	A7	$\overline{CE}$	$\overline{BW}_2$	NC	$\overline{CS}_1$	$\overline{BWE}$	$\overline{ADSC}$	$\overline{ADV}$	A8	A10
B	NC	A6	CS0	NC	$\overline{BW}_1$	CLK	$\overline{GW}$	$\overline{OE}$	$\overline{ADSP}$	A9	NC
C	NC	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	I/O <sub>P1</sub>
D	NC	I/O <sub>8</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O <sub>7</sub>
E	NC	I/O <sub>9</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O <sub>6</sub>
F	NC	I/O <sub>10</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O <sub>5</sub>
G	NC	I/O <sub>11</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O <sub>4</sub>
H	VDD <sup>(1)</sup>	NC	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	ZZ <sup>(2)</sup>
J	I/O <sub>12</sub>	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>3</sub>	NC
K	I/O <sub>13</sub>	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>2</sub>	NC
L	I/O <sub>14</sub>	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>1</sub>	NC
M	I/O <sub>15</sub>	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>0</sub>	NC
N	I/O <sub>P2</sub>	NC	VDDQ	VSS	NC	NC	NC	VSS	VDDQ	NC	NC
P	NC	NC	A5	A2	DNU <sup>(3)</sup>	A1	DNU <sup>(3)</sup>	A11	A14	A15	A18
R	$\overline{LBO}$	NC	A4	A3	DNU <sup>(3)</sup>	A0	DNU <sup>(3)</sup>	A12	A13	A16	A17

5310 tbl 17b

NOTES:

1. H1 can either be directly connected to V<sub>DD</sub>, or connected to an input voltage  $\geq V_{IH}$ , or left unconnected.
2. H11 can be left unconnected and the device will always remain in active mode.
3. DNU= Do not use; these signals can either be left unconnected or tied to V<sub>SS</sub>.
4. This text does not indicate orientation of actual part-marking.



### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{DD} = 3.3V \pm 5\%$ )

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{L} $	Input Leakage Current	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	5	$\mu A$
$ I_{LZZ} $	ZZ and $\overline{LBO}$ Input Leakage Current <sup>(1)</sup>	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	30	$\mu A$
$ I_{LO} $	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{DDQ}$ , Device Deselected	—	5	$\mu A$
$V_{OL}$	Output Low Voltage	$I_{OL} = +8mA, V_{DD} = \text{Min.}$	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -8mA, V_{DD} = \text{Min.}$	2.4	—	V

5310 tbl 08

**NOTE:**

1. The  $\overline{LBO}$  pin will be internally pulled to  $V_{DD}$  if it is not actively driven in the application and the ZZ pin will be internally pulled to  $V_{SS}$  if not actively driven.

### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup>

Symbol	Parameter	Test Conditions	166MHz	150MHz		133MHz		Unit
			Com'l only	Com'l	Ind	Com'l	Ind	
$I_{DD}$	Operating Power Supply Current	Device Selected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{IH} \text{ or } \leq V_{IL}, f = f_{MAX}^{(2)}$	340	305	325	260	280	mA
$I_{SB1}$	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = 0^{(2,3)}$	50	50	70	50	70	mA
$I_{SB2}$	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = f_{MAX}^{(2,3)}$	160	155	175	150	170	mA
$I_{ZZ}$	Full Sleep Mode Supply Current	$ZZ \geq V_{HD}, V_{DD} = \text{Max.}$	50	50	70	50	70	mA

5310 tbl 09

**NOTES:**

- All values are maximum guaranteed values.
- At  $f = f_{MAX}$ , inputs are cycling at the maximum frequency of read cycles of  $1/t_{cvc}$  while  $\overline{ADSC} = \text{LOW}$ ;  $f=0$  means no input lines are changing.
- For I/Os  $V_{HD} = V_{DDQ} - 0.2V, V_{LD} = 0.2V$ . For other inputs  $V_{HD} = V_{DD} - 0.2V, V_{LD} = 0.2V$ .

### AC Test Conditions ( $V_{DDQ} = 3.3V$ )

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1

5310 tbl 10

### AC Test Load




Figure 1. AC Test Load




Figure 2. Lumped Capacitive Load, Typical Derating

Synchronous Truth Table<sup>(1,3)</sup>

Operation	Address Used	$\overline{CE}$	CS <sub>0</sub>	$\overline{CS}_1$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_x$	$\overline{OE}$ (2)	CLK	I/O
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	-	HI-Z
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	-	HI-Z
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	-	HI-Z
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	-	HI-Z
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	-	HI-Z
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	-	DOUT
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	-	HI-Z
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	-	DOUT
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	-	DOUT
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	-	HI-Z
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	-	DIN
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	-	DIN
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	-	DOUT
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	-	HI-Z
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	-	DOUT
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	-	HI-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	-	DOUT
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	-	HI-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	L	-	DOUT
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	H	-	HI-Z
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	-	DIN
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	-	DIN
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	-	DIN
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	-	DIN
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	-	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	-	HI-Z
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	L	-	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	H	-	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	L	-	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	-	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	H	L	-	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	H	H	-	HI-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	L	X	-	DIN
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	L	X	X	X	-	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L	X	-	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	L	X	X	X	-	DIN

## NOTES:

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
2.  $\overline{OE}$  is an asynchronous input.
3. ZZ = low for this table.

5310 tbl 11

### Synchronous Write Function Truth Table<sup>(1, 2)</sup>

Operation	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_1$	$\overline{BW}_2$	$\overline{BW}_3$	$\overline{BW}_4$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 <sup>(3)</sup>	H	L	L	H	H	H
Write Byte 2 <sup>(3)</sup>	H	L	H	L	H	H
Write Byte 3 <sup>(3)</sup>	H	L	H	H	L	H
Write Byte 4 <sup>(3)</sup>	H	L	H	H	H	L

5310 tbl 12

**NOTES:**

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2.  $\overline{BW}_3$  and  $\overline{BW}_4$  are not applicable for the IDT71V67803.
3. Multiple bytes may be selected during the same cycle.

### Asynchronous Truth Table<sup>(1)</sup>

Operation <sup>(2)</sup>	$\overline{OE}$	ZZ	I/O Status	Power
Read	L	L	Data Out	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z - Data In	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

5310 tbl 13

**NOTES:**

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

### Interleaved Burst Sequence Table ( $\overline{LBO}=V_{DD}$ )

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

5310 tbl 14

**NOTE:**

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

### Linear Burst Sequence Table ( $\overline{LBO}=V_{SS}$ )

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

5310 tbl 15

**NOTE:**

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

## AC Electrical Characteristics

(VDD = 3.3V ±5%, Commercial and Industrial Temperature Ranges)


Symbol	Parameter	166MHz		150MHz		133MHz		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CYC</sub>	Clock Cycle Time	6	—	6.7	—	7.5	—	ns
t <sub>CH</sub> <sup>(1)</sup>	Clock High Pulse Width	2.4	—	2.6	—	3	—	ns
t <sub>CL</sub> <sup>(1)</sup>	Clock Low Pulse Width	2.4	—	2.6	—	3	—	ns
<b>Output Parameters</b>								
t <sub>CD</sub>	Clock High to Valid Data	—	3.5	—	3.8	—	4.2	ns
t <sub>CD</sub>	Clock High to Data Change	1.5	—	1.5	—	1.5	—	ns
t <sub>CLZ</sub> <sup>(2)</sup>	Clock High to Output Active	0	—	0	—	0	—	ns
t <sub>CHZ</sub> <sup>(2)</sup>	Clock High to Data High-Z	1.5	3.5	1.5	3.8	1.5	4.2	ns
t <sub>OE</sub>	Output Enable Access Time	—	3.5	—	3.8	—	4.2	ns
t <sub>OLZ</sub> <sup>(2)</sup>	Output Enable Low to Output Active	0	—	0	—	0	—	ns
t <sub>OHZ</sub> <sup>(2)</sup>	Output Enable High to Output High-Z	—	3.5	—	3.8	—	4.2	ns
<b>Set Up Times</b>								
t <sub>SA</sub>	Address Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>SS</sub>	Address Status Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>SD</sub>	Data In Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>SW</sub>	Write Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>SAV</sub>	Address Advance Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>SC</sub>	Chip Enable/Select Setup Time	1.5	—	1.5	—	1.5	—	ns
<b>Hold Times</b>								
t <sub>HA</sub>	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HS</sub>	Address Status Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HD</sub>	Data In Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HW</sub>	Write Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HAV</sub>	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HC</sub>	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	ns
<b>Sleep Mode and Configuration Parameters</b>								
t <sub>ZZPW</sub>	ZZ Pulse Width	100	—	100	—	100	—	ns
t <sub>ZZR</sub> <sup>(3)</sup>	ZZ Recovery Time	100	—	100	—	100	—	ns
t <sub>CFG</sub> <sup>(4)</sup>	Configuration Set-up Time	24	—	27	—	30	—	ns

5310 tbl 16

## NOTES:

1. Measured as HIGH above V<sub>IH</sub> and LOW below V<sub>IL</sub>.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t<sub>CFG</sub> is the minimum time required to configure the device based on the  $\overline{\text{LBO}}$  input.  $\overline{\text{LBO}}$  is a static input and must not change during normal operation.

### Timing Waveform of Pipelined Read Cycle<sup>(1,2)</sup>



5310 drw 08

**NOTES:**

- 1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay. O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
- 2. ZZ input is LOW and LBO is Don't Care for this cycle.
- 3. CS0 limiting transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

### Timing Waveform of Combined Pipelined Read and Write Cycles<sup>(1,2,3)</sup>



5310 drw 09

**NOTES:**

1. Device is selected through entire cycle;  $\overline{CE}$  and  $\overline{CS1}$  are LOW,  $\overline{CS0}$  is HIGH.
2. ZZ input is LOW and  $\overline{LBO}$  is Don't Care for this cycle.
3. O1 (Ax) represents the first output from the external address Ax. I1 (Ay) represents the first input from the external address Ay. O1 (Az) represents the first output from the external address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the  $\overline{LBO}$  input.

Timing Waveform of Write Cycle No. 1 — **GW** Controlled<sup>(1,2,3)</sup>



NOTES:

1. ZZ input is LOW, BWE is HIGH and LBO is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ay. I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

### Timing Waveform of Write Cycle No. 2 — Byte Controlled<sup>(1,2,3)</sup>




5310 d1w 11

**NOTES:**

1. Zz input is LOW,  $\overline{GW}$  is HIGH and  $\overline{LBO}$  is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the  $\overline{LBO}$  input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when  $\overline{CE}$  and CS1 are LOW on this waveform, CS0 is HIGH.



### Timing Waveform of Sleep (ZZ) and Power-Down Modes<sup>(1,2,3)</sup>



5910.drw.12

**NOTES:**

1. Device must power up in deselected Mode
2. LBO is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

## Non-Burst Read Cycle Timing Waveform



**NOTES:**

1. ZZ input is LOW,  $\overline{ADV}$  is HIGH and  $\overline{LBO}$  is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles,  $\overline{ADSP}$  and  $\overline{ADSC}$  function identically and are therefore interchangeable.

5310 drw 14

## Non-Burst Write Cycle Timing Waveform




**NOTES:**

1. ZZ input is LOW,  $\overline{ADV}$  and  $\overline{OE}$  are HIGH, and  $\overline{LBO}$  is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only  $\overline{GW}$  writes are shown, the functionality of  $\overline{BWE}$  and  $\overline{BWx}$  together is the same as  $\overline{GW}$ .
4. For write cycles,  $\overline{ADSP}$  and  $\overline{ADSC}$  have different limitations.

5310 drw 15

## Ordering Information



5310 drw 13

### NOTES:

1. Contact your local sales office for Industrial temp range for other speeds, packages and powers.
2. Green parts available. For specific speeds, packages and powers contact your local sales office.

### Orderable Part Information

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	71V67603S133BG	BG119	PBGA	C
	71V67603S133BG8	BG119	PBGA	C
	71V67603S133BGG	BGG119	PBGA	C
	71V67603S133BGG8	BGG119	PBGA	C
	71V67603S133BGGI	BGG119	PBGA	I
	71V67603S133BGGI8	BGG119	PBGA	I
	71V67603S133BGI	BG119	PBGA	I
	71V67603S133BGI8	BG119	PBGA	I
	71V67603S133BQ	BQ165	CABGA	C
	71V67603S133BQ8	BQ165	CABGA	C
	71V67603S133BQG	BQG165	CABGA	C
	71V67603S133BQG8	BQG165	CABGA	C
	71V67603S133BQGI	BQG165	CABGA	I
	71V67603S133BQGI8	BQG165	CABGA	I
	71V67603S133BQI	BQ165	CABGA	I
	71V67603S133BQI8	BQ165	CABGA	I
	71V67603S133PFG	PKG100	TQFP	C
	71V67603S133PFG8	PKG100	TQFP	C
	71V67603S133PFGI	PKG100	TQFP	I
	71V67603S133PFGI8	PKG100	TQFP	I

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade	
150	71V67603S150BG	BG119	PBGA	C	
	71V67603S150BG8	BG119	PBGA	C	
	71V67603S150BGG	BGG119	PBGA	C	
	71V67603S150BGG8	BGG119	PBGA	C	
	71V67603S150BGGI	BGG119	PBGA	I	
	71V67603S150BGGI8	BGG119	PBGA	I	
	71V67603S150BGI	BG119	PBGA	I	
	71V67603S150BGI8	BG119	PBGA	I	
	71V67603S150BQ	BQ165	CABGA	C	
	71V67603S150BQ8	BQ165	CABGA	C	
	71V67603S150BQG	BQG165	CABGA	C	
	71V67603S150BQG8	BQG165	CABGA	C	
	71V67603S150BQI	BQ165	CABGA	I	
	71V67603S150BQI8	BQ165	CABGA	I	
	71V67603S150PFG	PKG100	TQFP	C	
	71V67603S150PFG8	PKG100	TQFP	C	
	71V67603S150PFGI	PKG100	TQFP	I	
	71V67603S150PFGI8	PKG100	TQFP	I	
	166	71V67603S166BQ	BQ165	CABGA	C
		71V67603S166BQ8	BQ165	CABGA	C
71V67603S166BQG		BQG165	CABGA	C	
71V67603S166BQG8		BQG165	CABGA	C	
71V67603S166PFG		PKG100	TQFP	C	
71V67603S166PFG8	PKG100	TQFP	C		

Orderable Part Information (con't)

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	71V67803S133BG	BG119	PBGA	C
	71V67803S133BG8	BG119	PBGA	C
	71V67803S133BGG	BGG119	PBGA	C
	71V67803S133BGG8	BGG119	PBGA	C
	71V67803S133BQ	BQ165	CABGA	C
	71V67803S133BQG	BQG165	CABGA	C
	71V67803S133BQG8	BQG165	CABGA	C
	71V67803S133BQGI	BQG165	CABGA	I
	71V67803S133BQI	BQ165	CABGA	I
	71V67803S133PFG	PKG100	TQFP	C
	71V67803S133PFG8	PKG100	TQFP	C
	71V67803S133PFGI	PKG100	TQFP	I
	71V67803S133PFGI8	PKG100	TQFP	I

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
150	71V67803S150BG	BG119	PBGA	C
	71V67803S150BG8	BG119	PBGA	C
	71V67803S150BQ	BQ165	CABGA	C
	71V67803S150BQ8	BQ165	CABGA	C
	71V67803S150BQI	BQ165	CABGA	I
	71V67803S150PFG	PKG100	TQFP	C
	71V67803S150PFG8	PKG100	TQFP	C
	71V67803S150PFGI	PKG100	TQFP	I
	71V67803S150PFGI8	PKG100	TQFP	I
	166	71V67803S166BG	BG119	PBGA
71V67803S166BG8		BG119	PBGA	C
71V67803S166BQ		BQ165	CABGA	C
71V67803S166BQG		BQG165	CABGA	C
71V67803S166BQG8		BQG165	CABGA	C
71V67803S166PFG		PKG100	TQFP	C
71V67803S166PFG8		PKG100	TQFP	C
71V67803S166PFGI		PKG100	TQFP	I
71V67803S166PFGI8		PKG100	TQFP	I

## Datasheet Document History

12/31/99		Created datasheet from 71V676 and 71V678 datasheets. I/O voltage and speed grade offerings have been split into separate part numbers. See the following datasheets for: 3.3V I/O, 133–166MHz      71V67603 2.5V I/O, 133–166MHz      71V67602 3.3V I/O, 183–200MHz      71V67613 2.5V I/O, 183–200MHz      71V67612
04/26/00	Pg. 4	Add capacitance for BGA package; Insert clarification note to Absolute Max Ratings and Recommended Operating Temperature tables.
	Pg. 7	Replace Pin U6 with TRST pin in BGA pin configuration; Add pin description note in pinout
	Pg. 18	Inserted 100 pin TQFP Package Diagram Outline
05/24/00	Pg. 1,8,4,21	Add new package offering, 13 x 15 fBGA
	22	
	Pg. 5,6,7,8	Correct note 2 in BGA and TQFP pinouts
	Pg. 20	Correction in the 119BGA Package Diagram Outline
07/12/00	Pg. 5,6	Remove note from TQFP pinout
	Pg. 7	Add/Remove reference note from BG119 pinout
	Pg. 9	Remove note from BQ165 pinout
	Pg. 20	Update BG119 Package Diagram Outline dimensions
12/18/00	Pg. 9	Updated ISB2 levels for F=133-166MHz
10/29/01	Pg. 1,2	Remove 166MHz and JTAG pins
	Pg. 7,8	Updated pins U2-U6 to DNU and P5,P7,R5 & R7 to DNU
	Pg. 9	Remove 166MHz and raise range by 10mA on 150Mhz and 133MHz
	Pg. 12,22	Remove 166MHz
10/22/02	Pg.1-22	Changed datasheet from Advanced to final release.
	Pg. 4,9,12,22	Added I temp to datasheet.
11/19/02	Pg.1,9,12,22	Added 166MHz to datasheet.
04/15 /03	Pg.4	Updated 165fBGA table from TBD to 7.
09/30/04	Pg.7	Updated 119BGA pin configurations-reordered I/O signals on P6, P7 (128K x 36) and P7, N6, L6, K7, H6, G7, F6, E7, D6 (256K x 18).
	Pg.22	Added "Restricted hazardous substance device" to ordering information.
02/21/07	Pg.22	Added Z generation die step to ordering information.
02/20/09	Pg.22	Removed IDT from ordering information.
09/13/21	Pg.1 - 23	Rebranded as Renesas datasheet
	Pg.5 - 8	Updated package codes
	Pg.19	Updated Ordering Information with I-temp and green availability Deleted Z generation die step from ordering information
	Pg.20,21	Added Orderable Part Information tables