

CMOS SyncBiFIFO[™] 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2

IDT723622 IDT723632 IDT723642

FEATURES:

· Memory storage capacity:

IDT723622 - 256 x 36 x 2 IDT723632 - 512 x 36 x 2 IDT723642 - 1,024 x 36 x 2

- Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted)
- Two independent clocked FIFOs buffering data in opposite directions
- Mailbox bypass register for each FIFO
- Programmable Almost-Full and Almost-Empty flags
- Microprocessor Interface Control Logic
- IRA, ORA, AEA, and AFA flags synchronized by CLKA
- IRB, ORB, AEB, and AFB flags synchronized by CLKB
- Supports clock frequencies up to 66.7MHz


- Fast access times of 10ns
- Available in space-saving 120-pin Thin Quad Flatpack (TQFP)
- Green parts available

DESCRIPTION:

The IDT723622/723632/723642 are a monolithic, high-speed, low-power, CMOS Bidirectional SyncFIFO (clocked) memory which supports clock frequencies up to 66.7MHz and have read access times as fast as 10ns. Two independent 256/512/1,024 x 36 dual-port SRAM FIFOs on board each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored.

These devices are a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or

FUNCTIONAL BLOCK DIAGRAM



 $IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Device Technology, Inc. \ SyncBiFIFO is a trademark of Integrated Dev$

COMMERCIAL TEMPERATURE RANGE

FEBRUARY 2015

© 2019 Renesas Electronics Corporation

DESCRIPTION (CONTINUED)

coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

Each FIFO has a programmable Almost-Empty flag (\overline{AEA} and \overline{AEB}) and a programmable Almost-Full flag (\overline{AFA} and \overline{AFB}). \overline{AEA} and \overline{AEB} indicate when a selected number of words remain in the FIFO memory. \overline{AFA} and \overline{AFB} indicate when the FIFO contains more than a selected number of words.


The Input Ready (IRA, IRB) and Almost-Full (AFA, AFB) flags of a FIFO are two-stage synchronized to the port clock that writes data into its array. The Output Ready (ORA, ORB) and Almost-Empty (AEA, AEB) flags of a FIFO are

two-stage synchronized to the port clock that reads data from its array. Offset values for the Almost-Full and Almost-Empty flags of both FIFOs can be programmed from Port A.

Two or more devices may be used in parallel to create wider data paths. If, at any time, the FIFO is not actively performing a function, the chip will automatically power down. During the power down state, supply current consumption (Icc) is at a minimum. Initiating any operation (by activating control inputs will immediately take the device out of the power down state.

The 723622/723632/723642 are characterized for operation from 0°C to 70°C. They are fabricated using high speed, submicron CMOS technology.

PIN CONFIGURATION



TQFP (PNG120, order code: PF)
TOP VIEW

PIN DESCRIPTIONS

| Symbol | Name | I/O | Description |
|----------|------------------------------|---------------|--|
| A0-A35 | Port A Data | 1/0 | 36-bit bidirectional data port for side A. |
| ĀĒĀ | Port A Almost- Empty Flag | O (Port A) | Programmable Almost-Empty flag synchronized to CLKA. It is LOW when the number of words in FIFO2 is less than or equal to the value in the Almost-Empty A Offset register, X2. |
| ĀĒB | Port B Almost- Empty Flag | O (Port B) | Programmable Almost-Empty flag synchronized to CLKB. It is LOW when the number of words in FIFO1 is less than or equal to the value in the Almost-Empty B Offset register, X1. |
| ĀFĀ | Port A Almost- Full Flag | O (Port A) | Programmable Almost-Full flag synchronized to CLKA. It is LOW when the number of empty locations in FIFO1 is less than or equal to the value in the Almost-Full A Offset register, Y1. |
| ĀFB | Port B Almost- Full Flag | O (Port B) | Programmable Almost-Full flag synchronized to CLKB. It is LOW when the number of empty locations in FIFO2 is less than or equal to the value in the Almost-Full B Offset register, Y2. |
| B0 - B35 | Port B Data | I/O | 36-bit bidirectional data port for side B. |
| CLKA | Port A Clock | I | CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IRA, ORA, AFA, and AEA are all synchronized to the LOW-to-HIGH transition of CLKA. |
| CLKB | Port B Clock | ı | CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. IRB, ORB, AFB, and AEB are synchronized to the LOW-to-HIGH transition of CLKB. |
| CSA | Port A Chip Select | 1 | CSA must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write on port A. The A0-A35 outputs are in the high-impedance state when CSA is HIGH. |
| CSB | Port B Chip Select | ı | CSB must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when CSB is HIGH. |
| ENA | Port A Enable | ı | ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port A. |
| ENB | Port B Enable | I | ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port B. |
| FS1, FS0 | Flag Offset Selects | I | The LOW-to-HIGH transition of a FIFO's Reset input latches the values of FS0 and FS1. If either FS0 or FS1 is HIGH when a Reset goes HIGH, one of three preset values is selected as the offset for the FIFOs Almost-Full and Almost-Empty flags. If both FIFOs are reset simultaneously and both FS0 and FS1 are LOW when RST1 and RST2 go HIGH, the first four writes to FIFO1 load the Almost-Empty and Almost-Full offsets for both FIFOs. |
| IRA | Input Ready Flag | O (Port A) | IRA is synchronized to the LOW-to-HIGH transition of CLKA. When IRA is LOW, FIFO1 is full and writes to its array are disabled. IRA is set LOW when FIFO1 is reset and is set HIGH on the second LOW-to-HIGH transition of CLKA after reset. |
| IRB | Input Ready Flag | O (Port B) | IRB is synchronized to the LOW-to-HIGH transition of CLKB. When IRB is LOW, FIFO2 is full and writes to its array are disabled. IRB is set LOW when FIFO2 is reset and is set HIGH on the second LOW-to-HIGH transition of CLKB after reset. |
| MBA | Port A Mailbox Select | I | A HIGH level on MBA chooses a mailbox register for a port A read or write operation. When the A0-A35 outputs are active, a HIGH level on MBA selects data from the mail2 register for output and a LOW level selects FIFO2 output register data for output. |
| MBB | Port B Mailbox Select | I | A HIGH level on MBB chooses a mailbox register for a port B read or write operation. When the B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register or output and a LOW level selects FIFO1 output register data for output. |
| MBF1 | Mail1 Register Flag | 0 | MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is LOW. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a port B read is selected and MBB is HIGH. MBF1 is set HIGH when FIFO1 is reset. |
| MBF2 | Mail2 Register Flag | 0 | MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is LOW. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a port A read is selected and MBA is HIGH. MBF2 is also set HIGH when FIFO2 is reset. |

PIN DESCRIPTIONS (CONTINUED)

| Symbol | Name | I/O | Description |
|--------|------------------------------|---------------|--|
| ORA | Output Ready Flag | O (Port A) | ORA is synchronized to the LOW-to-HIGH transition of CLKA. When ORA is LOW, FIFO2 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO2 when ORA is HIGH. ORA is forced LOW when FIFO2 is reset and goes HIGH on the third LOW-to-HIGH transition of CLKA after a word is loaded to empty memory. |
| ORB | Output Ready Flag | O (Port B) | ORB is synchronized to the LOW-to-HIGH transition of CLKB. When ORB is LOW, FIFO1 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is HIGH. ORB is forced LOW when FIFO1 is reset and goes HIGH on the third LOW-to-HIGH transition of CLKB after a word is loaded to empty memory. |
| RST1 | FIFO1Reset | _ | To reset FIFO1, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while RST1 is LOW. The LOW-to-HIGH transition of RST1 latches the status of FS0 and FS1 for AFA and AEB offset selection. FIFO1 must be reset upon power up before data is written to its RAM. |
| RST2 | FIFO2Reset | _ | To reset FIFO2, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while RST2 is LOW. The LOW-to-HIGH transition of RST2 latches the status of FS0 and FS1 for AFB and AEA offset selection. FIFO2 must be reset upon power up before data is written to its RAM. |
| W/RA | Port A Write/ Read Select | I | A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The A0-A35 outputs are in the HIGH impedance state when W/RA is HIGH. |
| W/RB | Port B Write/ Read Select | I | A LOW selects a write operation and a HIGH selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The B0-B35 outputs are in the high-impedance state when \overline{W}/RB is LOW. |

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (Unless otherwise noted)⁽¹⁾

| Symbol | Rating | Commercial | Unit |
|-------------------|---|-----------------|------|
| Vcc | Supply Voltage Range | -0.5 to 7 | V |
| VI ⁽²⁾ | Input Voltage Range | -0.5 to Vcc+0.5 | V |
| Vo ⁽²⁾ | Output Voltage Range | -0.5 to Vcc+0.5 | V |
| lık | Input Clamp Current (Vi < 0 or Vi > Vcc) | ±20 | mA |
| Іок | Output Clamp Current (Vo = < 0 or Vo > Vcc) | ±50 | mA |
| lout | Continuous Output Current (Vo = 0 to Vcc) | ±50 | mA |
| Icc | Continuous Current Through Vcc or GND | ±400 | mA |
| Tstg | Storage Temperature Range | -65 to 150 | °C |

NOTES:

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------|--|------|------|------|------|
| Vcc | Supply Voltage (Commercial) | 4.5 | 5.0 | 5.5 | V |
| VIH | High-Level Input Voltage (Commercial) | 2 | _ | _ | V |
| VIL | Low-Level Input Voltage (Commercial) | _ | _ | 0.8 | V |
| Іон | High-Level Output Current (Commercial) | _ | _ | -4 | mA |
| lol | Low-Level Output Current (Commercial) | | | 8 | mA |
| TA | Operating Temperature (Commercial) | 0 | _ | 70 | °C |

ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (Unless otherwise noted)

| | | | | IDT723622 IDT723632 IDT723642 Commercial tcLK = 15 ns | | | |
|---------------------|--|-------------|----------------------|---|---------------------|------|------|
| Symbol | Parameter | | Test Conditions | Min. | Typ. ⁽¹⁾ | Max. | Unit |
| Vон | Output Logic "1" Voltage | Vcc = 4.5V, | Iон = –4 mA | 2.4 | _ | _ | V |
| Vol | Output Logic "0" Voltage | Vcc = 4.5V, | IoL = 8 mA | _ | _ | 0.5 | ٧ |
| lu | Input Leakage Current (Any Input) | Vcc = 5.5V, | VI = Vcc or 0 | _ | _ | ±10 | μA |
| ILO | Output Leakage Current | Vcc = 5.5V, | Vo = Vcc or 0 | _ | _ | ±10 | μA |
| ICC2 ⁽²⁾ | Standby Current (with CLKA & CLKB running) | Vcc = 5.5V, | Vi = Vcc -0.2V or 0V | _ | _ | 8 | mA |
| ICC3 ⁽²⁾ | Standby Current (no clocks running) | Vcc = 5.5V, | Vi = Vcc -0.2V or 0V | _ | _ | 1 | mA |
| CIN ⁽³⁾ | Input Capacitance | Vı = 0, | f = 1 MHz | _ | 4 | _ | pF |
| Cout ⁽³⁾ | Output Capacitance | Vo = 0, | f = 1 MHZ | _ | 8 | _ | pF |

- 1. All typical values are at Vcc = 5V, TA = 25°C.
- 2. For additional Icc information, see Figure 1, Typical Characteristics: Supply Current (Icc) vs. Clock Frequency (fs).
- 3. Characterized values, not currently tested.

^{1.} Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

^{2.} The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

DETERMINING ACTIVE CURRENT CONSUMPTION AND POWER DISSIPATION

The ICC(f) current for the graph in Figure 1 was taken while simultaneously reading and writing a FIFO on the IDT723622/723632/723642 with CLKA and CLKB set to fs. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero capacitance load. Once the capacitance load per data-output channel and the number of these device's inputs driven by TTL HIGH levels are known, the power dissipation can be calculated with the equation below.

CALCULATING POWER DISSIPATION

With ICC(f) taken from Figure 1, the maximum power dissipation (PT) of these FIFOs may be calculated by: PT = VCC x [ICC(f) + (N x \triangle ICC x dc)] + Σ (CL x VCC² X fo)

where:

N = number of outputs = 36

 Δ ICC = increase in power supply current for each input at a TTL HIGH level

dc = duty cycle of inputs at a TTL HIGH level of 3.4 V

CL = output capacitance load

fo = switching frequency of an output




Figure 1. Typical Characteristics: Supply Current (Icc) vs Clock Frequency (fs)

TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE

(Commercial: $Vcc = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$)

| | | Comm | | |
|-------------|---|--------|------------------|------|
| | | IDT723 | | |
| | | IDT723 | 632L15 642L15 | |
| Symbol | Parameter | Min. | Max. | Unit |
| fs | Clock Frequency, CLKA or CLKB | _ | 66.7 | MHz |
| tCLK | Clock Cycle Time, CLKA or CLKB | 15 | _ | ns |
| tCLKH | Pulse Duration, CLKA or CLKB HIGH | 6 | _ | ns |
| tCLKL | Pulse Duration, CLKA and CLKB LOW | 6 | _ | ns |
| tDS | Setup Time, A0-A35 before CLKA↑ and B0-B35 before CLKB↑ | 4 | _ | ns |
| tENS1 | Setup Time, CSA and W/ R A before CLKA↑; CSB and W / RB before CLKB↑ | 4.5 | _ | ns |
| tENS2 | Setup Time, ENA and MBA, before CLKA↑; ENB and MBB before CLKB↑ | 4.5 | _ | ns |
| trsts | Setup Time, RST1 or RST2 LOW before CLKA or CLKB (2) | 5 | _ | ns |
| tFSS | Setup Time, FS0 and FS1 before RST1 and RST2 HIGH | 7.5 | _ | ns |
| tDH | Hold Time, A0-A35 after CLKA↑ and B0-B35 after CLKB↑ | 1 | _ | ns |
| tenh | Hold Time, $\overline{\text{CSA}}$, W/ $\overline{\text{RA}}$, ENA, and MBA after CLKA \uparrow ; $\overline{\text{CSB}}$, $\overline{\text{W}}$ /RB, ENB, and MBB after CLKB \uparrow | 1 | _ | ns |
| trsth | Hold Time, RST1 or RST2 LOW after CLKA↑ or CLKB↑(2) | 4 | _ | ns |
| tFSH | Hold Time, FS0 and FS1 after RST1 and RST2 HIGH | 2 | | ns |
| tskew1(2) | Skew Time, between CLKA↑ and CLKB↑ for ORA, ORB, IRA, and IRB | 7.5 | | ns |
| tskew2(2,3) | Skew Time, between CLKA↑ and CLKB↑ for AEA, AEB, AFA, and AFB | 12 | _ | ns |

^{1.} Requirement to count the clock edge as one of at least four needed to reset a FIFO.

^{2.} Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

^{3.} Design simulated, not tested.

SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY **VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL = 30 PF**

(Commercial: $Vcc = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$)

| | | Comm IDT723 IDT723 IDT723 | | |
|------------|---|------------------------------------|------|------|
| Symbol | Parameter | Min. | Max. | Unit |
| t A | Access Time, CLKA↑ to A0-A35 and CLKB↑ to B0-B35 | 2 | 10 | ns |
| tpir | Propagation Delay Time, CLKA↑ to IRA and CLKB↑ to IRB | 2 | 8 | ns |
| tpor | Propagation Delay Time, CLKA↑ to ORA and CLKB↑ to ORB | 1 | 8 | ns |
| tPAE | Propagation Delay Time, CLKA↑ to AEA and CLKB↑ to AEB | 1 | 8 | ns |
| tPAF | Propagation Delay Time, CLKA↑ to AFA and CLKB↑ to AFB | 1 | 8 | ns |
| tPMF | Propagation Delay Time, CLKA↑ to MBF1 LOW or MBF2 HIGH and CLKB↑ to MBF2 LOW or MBF1 HIGH | 0 | 8 | ns |
| tpmr | Propagation Delay Time, CLKA↑ to B0-B35 ⁽¹⁾ and CLKB↑ to A0-A35 ⁽²⁾ | 2 | 10 | ns |
| tMDV | Propagation Delay Time, MBA to A0-A35 valid and MBB to B0-B35 Valid | 2 | 10 | ns |
| trsf | Propagation Delay Time, RST1 LOW to AEB LOW, AFA HIGH, and MBF1 HIGH, and RST2 LOW to AEA LOW, AFB HIGH, and MBF2 HIGH | 1 | 15 | ns |
| tEN | Enable Time, $\overline{\text{CSA}}$ and $W/\overline{\text{R}}\text{A}$ LOW to A0-A35 Active and $\overline{\text{CSB}}$ LOW and $\overline{\text{W}}/\text{RB}$ HIGH to B0-B35 Active | 2 | 10 | ns |
| tDIS | Disable Time, $\overline{\text{CSA}}$ or W/ $\overline{\text{RA}}$ HIGH to A0-A35 at high-impedance and $\overline{\text{CSB}}$ HIGH or $\overline{\text{W}}$ /RB LOW to B0-B35 at high-impedance | 1 | 8 | ns |

Writing data to the mail1 register when the B0-B35 outputs are active and MBB is HIGH.
 Writing data to the mail2 register when the A0-A35 outputs are active and MBA is HIGH.

SIGNAL DESCRIPTION

RESET

After power up, a Master Reset operation must be performed by providing a LOW pulse to $\overline{RST1}$ and $\overline{RST2}$ simultaneously. Afterwards, the FIFO memories of the IDT723622/723632/723642 are reset separately by taking their Reset ($\overline{RST1}$, $\overline{RST2}$) inputs LOW for at least four port A Clock (CLKA) and four port B Clock (CLKB) LOW-to-HIGH transitions. The Reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the Input Ready flag (IRA, IRB) LOW, the Output Ready flag (ORA, ORB) LOW, the Almost-Empty flag (AEA, AEB) LOW, and the Almost-Full flag (AFA, AFB) HIGH. Resetting a FIFO also forces the Mailbox Flag (MBF1, MBF2) of the parallel mailbox register HIGH. After a FIFO is reset, its Input Ready flag is set HIGH after two clock cycles to begin normal operation.

ALOW-to-HIGH transition on a FIFO Reset (RST1, RST2) input latches the value of the Flag Select (FS0, FS1) inputs for choosing the Almost-Full and Almost-Empty offset programming method (for details see Table 1, *Flag Programming* and the *Almost-Empty Flag and Almost-Full Flag Offset Programming* section that follows). The relevant FIFO Reset timing diagram can be found in Figure 2.

ALMOST-EMPTY FLAG AND ALMOST-FULL FLAG OFFSET PRO-GRAMMING

Four registers in these devices are used to hold the offset values for the Almost-Empty and Almost-Full flags. The port B Almost-Empty flag (\overline{AEB}) Offset register is labeled X1 and the port A Almost-Empty flag (\overline{AEA}) Offset register is labeled X2. The port A Almost-Full flag (\overline{AFA}) Offset register is labeled Y1 and the port B Almost-Full flag (\overline{AFB}) Offset register is labeled Y2. The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).

- PRESET VALUES

To load the FIFO's Almost-Empty flag and Almost-Full flag Offset registers with one of the three preset values listed in Table 1, at least one of the flag select inputs must be HIGH during the LOW-to-HIGH transition of its Reset input. For example, to load the preset value of 64 into X1 and Y1, FS0 and FS1 must be HIGH when FIFO1 Reset (RST1) returns HIGH. Flag offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 Reset (RST2) toggled simultaneously with FIFO1 Reset (RST1). For preset value loading timing diagram, see Figure 2.

- PARALLEL LOAD FROM PORT A

To program the X1, X2, Y1, and Y2 registers from port A, both FIFOs should be reset simultaneously with FS0 and FS1 LOW during the LOW-to-HIGH transition of the Reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in the FIFO memory but load the offset registers in the order Y1, X1, Y2, X2. The port A data inputs used by the offset registers are (A7-A0), (A8-A0), or (A9-A0) for the IDT723622, IDT723632, or IDT723642, respectively. The highest numbered input is used as the most significant bit of the binary number in each case. Valid programming values for the registers ranges from 1 to 252 for the IDT723622; 1 to 508 for the IDT723632; and 1 to 1,020 for the IDT723642. After all the offset registers are programmed from port A, the port B Input Ready flag (IRB) is set HIGH, and both FIFOs begin normal operation. See Figure 3 for relevant offset register parallel programming timing diagram.

FIFO WRITE/READ OPERATION

The state of the port A data (A0-A35) outputs is controlled by port A Chip Select ($\overline{\text{CSA}}$) and port A Write/Read select ($W/\overline{\text{RA}}$). The A0-A35 outputs are in the high-impedance state when either $\overline{\text{CSA}}$ or $W/\overline{\text{RA}}$ is HIGH. The A0-A35 outputs are active when both $\overline{\text{CSA}}$ and $W/\overline{\text{RA}}$ are LOW.

Data is loaded into FIFO1 from the A0-A35 inputs on a LOW-to-HIGH transition of CLKA when \overline{CSA} is LOW, $W/\overline{R}A$ is HIGH, ENA is HIGH, MBA is LOW, and IRA is HIGH. Data is read from FIFO2 to the A0-A35 outputs by a LOW-to-HIGH transition of CLKA when \overline{CSA} is LOW, $W/\overline{R}A$ is LOW, ENA is HIGH, MBA is LOW, and ORA is HIGH (see Table 2). FIFO reads and writes on port A are independent of any concurrent port B operation. Write and Read cycle timing diagrams for port A can be found in Figure 4 and 7.

The port B control signals are identical to those of port A with the exception that the port B Write/Read select (\overline{W} /RB) is the inverse of the port A Write/Read select (\overline{W} /RA). The state of the port B data (B0-B35) outputs is controlled by the port B Chip Select (\overline{CSB}) and port B Write/Read select (\overline{W} /RB). The B0-B35 outputs are in the high-impedance state when either \overline{CSB} is HIGH or \overline{W} /RB is LOW. The B0-B35 outputs are active when \overline{CSB} is LOW and \overline{W} /RB is HIGH.

Data is loaded into FIFO2 from the B0-B35 inputs on a LOW-to-HIGH transition of CLKB when \overline{CSB} is LOW, \overline{W}/RB is LOW, ENB is HIGH, MBB is LOW, and IRB is HIGH. Data is read from FIFO1 to the B0-B35 outputs by a LOW-to-HIGH transition of CLKB when \overline{CSB} is LOW, \overline{W}/RB is HIGH, ENB is HIGH, MBB is LOW, and ORB is HIGH (see Table 3) . FIFO reads and writes on port B are independent of any concurrent port A operation. Write and Read cycle

TABLE 1 — FLAG PROGRAMMING

| FS1 | FS0 | RST1 | RST2 | X1 AND Y1 REGISTERS(1) | X2 AND Y2 REGISTERS(2) |
|-----|-----|------|------|------------------------|------------------------|
| Н | Н | 1 | Х | 64 | X |
| Н | Н | Χ | 1 | X | 64 |
| Н | L | 1 | Х | 16 | X |
| Н | L | Х | 1 | X | 16 |
| L | Н | 1 | Х | 8 | X |
| L | Н | Χ | 1 | X | 8 |
| Ĺ | L | 1 | 1 | Programmed from port A | Programmed from port A |

- 1. X1 register holds the offset for \overline{AEB} ; Y1 register holds the offset for \overline{AFA} .
- 2. X2 register holds the offset for \overline{AEA} ; Y2 register holds the offset for \overline{AFB} .

timing diagrams for port B can be found in Figure 5 and 6.

The setup and hold time constraints to the port Clocks for the port Chip Selects and Write/Read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port's Chip Select and Write/Read select may change states during the setup and hold time window of the cycle.

When a FIFO Output Ready flag is LOW, the next word written is automatically sent to the FIFO output register automatically by the LOW-to-HIGH transition of the port clock that sets the Output Ready flag HIGH. When the Output Ready flag is HIGH, subsequent data is clocked to the output registers only when a FIFO read is selected using the port's Chip Select, Write/Read select, Enable, and Mailbox select.

SYNCHRONIZED FIFO FLAGS

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another. ORA, \overline{AEA} , IRA, and \overline{AFA} are synchronized to CLKA. ORB, \overline{AEB} , IRB, and \overline{AFB} are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

OUTPUT READY FLAGS (ORA, ORB)

The Output Ready flag of a FIFO is synchronized to the port clock that reads data from its array. When the Output Ready flag is HIGH, new data is present in the FIFO output register. When the Output Ready flag is LOW, the previous data word is present in the FIFO output register and attempted FIFO

reads are ignored.

A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an Output Ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO memory status is empty, empty+1, or empty+2. From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the Output Ready flag synchronizing clock. Therefore, an Output Ready flag is LOW if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port Clock that reads data from the FIFO have not elapsed since the time the word was written. The Output Ready flag of the FIFO remains LOW until the third LOW-to-HIGH transition of the synchronizing clock occurs, simultaneously forcing the Output Ready flag HIGH and shifting the word to the FIFO output register.

A LOW-to-HIGH transition on an Output Ready flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time tSKEW1 or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 8 and 9 for ORA and ORB timing diagrams).

INPUT READY FLAGS (IRA, IRB)

The Input Ready flag of a FIFO is synchronized to the port clock that writes data to its array. When the Input Ready flag is HIGH, a memory location is free in the FIFO to receive new data. No memory locations are free when the Input Ready flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an Input Ready flag monitors a write pointer and read

TABLE 2 — PORT A ENABLE FUNCTION TABLE

| CSA | W/RA | ENA | MBA | CLKA | Data A (A0-A35) I/O | PORT FUNCTION |
|-----|------|-----|-----|----------|---------------------|----------------------------|
| Н | Х | Х | Х | Х | High-Impedance | None |
| L | Н | L | Х | X | Input | None |
| L | Н | Н | L | ↑ | Input | FIFO1 write |
| L | Н | Н | Н | ↑ | Input | Mail1 write |
| L | L | L | L | X | Output | None |
| L | L | Н | L | 1 | Output | FIFO2 read |
| L | L | L | Н | Х | Output | None |
| L | L | Н | Н | ↑ | Output | Mail2 read (set MBF2 HIGH) |

TABLE 3 — PORT B ENABLE FUNCTION TABLE

| CSB | ₩/RB | ENB | MBB | CLKB | Data B (B0-B35) I/O | PORT FUNCTION |
|-----|------|-----|-----|----------|---------------------|----------------------------|
| Н | Χ | Х | Х | Х | High-Impedance | None |
| L | L | L | Х | Х | Input | None |
| L | L | Н | L | ↑ | Input | FIFO2 write |
| L | L | Н | Н | 1 | Input | Mail2 write |
| L | Н | L | L | Х | Output | None |
| L | Н | Н | L | 1 | Output | FIFO1 read |
| L | Н | Ĺ | Н | Х | Output | None |
| L | Н | Н | Н | 1 | Output | Mail1 read (set MBF1 HIGH) |

pointer comparator that indicates when the FIFO memory status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the Input Ready flag synchronizing clock. Therefore, an Input Ready flag is LOW if less than two cycles of the Input Ready flag synchronizing clock have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the Input Ready flag synchronizing Clock after the read sets the Input Ready flag HIGH.

A LOW-to-HIGH transition on an Input Ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time tskew1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 10 and 11 for timing diagrams).

ALMOST-EMPTY FLAGS (AEA, AEB)

The Almost-Empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an Almost-Empty flag monitors

a write pointer and read pointer comparator that indicates when the FIFO memory status is almost-empty, almost-empty+1, or almost-empty+2. The almost-empty state is defined by the contents of register X1 for \overline{AEB} and register X2 for \overline{AEA} . These registers are loaded with preset values during a FIFO reset or programmed from port A (see *Almost-Empty flag and Almost-Full flag offset programming* section). An Almost-Empty flag is LOW when its FIFO contains X or less words and is HIGH when its FIFO contains (X+1) or more words. A data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of the Almost-Empty flag synchronizing clock are required after a FIFO write for its Almost-Empty flag to reflect the new level of fill. Therefore, the Almost-Full flag of a FIFO containing (X+1) or more words remains LOW if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the (X+1) level. An Almost-Empty flag is set HIGH by the second LOW-to-HIGH transition of its synchronizing clock after the FIFO write that fills memory to the (X+1) level. A LOW-to-HIGH transition of an Almost-Empty flag synchronizing clock begins the first synchronization cycle if itoccurs at time tSKEW2 or greater after the write that fills the FIFO to (X+1) words.

TABLE 4 — FIFO1 FLAG OPERATION

| | Number of Words in FIFO ^(1,2) | Synchro to Cl | | Synchronized to CLKA | | |
|--------------------------|--|--------------------------|-----|-------------------------|-----|-----|
| IDT723622 ⁽³⁾ | IDT723632 ⁽³⁾ | IDT723642 ⁽³⁾ | ORB | AEB | ĀFĀ | IRA |
| 0 | 0 | 0 | L | L | Н | Н |
| 1 to X1 | 1 to X1 | 1 to X1 | Н | L | Н | Н |
| (X1+1) to [256-(Y1+1)] | (X1+1) to [512-(Y1+1)] | (X1+1) to [1,024-(Y1+1)] | Н | Η | Н | Н |
| (256-Y1) to 255 | (512-Y1) to 511 | (1,024-Y1) to 1,023 | Н | Н | L | Н |
| 256 | 512 | 1,024 | Н | Н | L | L |

NOTES:

- 1. When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.
- 2. Data in the output register does not count as a "word in FIFO memory". Since the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
- 3. X1 is the Almost-Empty offset for FIFO1 used by AEB. Y1 is the Almost-Full offset for FIFO1 used by AFA. Both X1 and Y1 are selected during a reset of FIFO1 or programmed from port A.

TABLE 5 — FIFO2 FLAG OPERATION

| | Number of Words in FIFO ^(1,2) | Synchi to C | onized LKA | Synchronized to CLKB | | |
|--------------------------|--|--------------------------|---------------|-------------------------|-----|-----|
| IDT723622 ⁽³⁾ | IDT723622 ⁽³⁾ IDT723632 ⁽³⁾ IDT723642 ⁽³⁾ | | | | ĀFB | IRB |
| 0 | 0 | 0 | L | L | Н | Н |
| 1 to X2 | 1 to X2 | 1 to X2 | Н | L | Н | Н |
| (X2+1) to [256-(Y2+1)] | (X2+1) to [512-(Y2+1)] | (X2+1) to [1,024-(Y2+1)] | Н | Н | Н | Н |
| (256-Y2) to 255 | (512-Y2) to 511 | (1,024-Y2) to 1,023 | Н | Н | L | Н |
| 256 | 512 | 1,024 | Н | Н | L | L |

- 1. When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.
- 2. Data in the output register does not count as a "word in FIFO memory". Since the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
- 3. X2 is the Almost-Empty offset for FIFO2 used by AEA. Y2 is the Almost-Full offset for FIFO2 used by AFB. Both X2 and Y2 are selected during a reset of FIFO2 or programmed from port A.

Otherwise, the subsequent synchronizing clock cycle may be the first synchronization cycle. (See Figures 12 and 13).

ALMOST-FULL FLAGS (AFA, AFB)

The Almost-Full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an Almost-Full flag monitors a write pointer and read pointer comparator that indicates when the FIFO memory status is almost-full, almost-full-1, or almost-full-2. The almost-full state is defined by the contents of register Y1 for \overline{AFA} and register Y2 for \overline{AFB} . These registers are loaded with preset values during a FIFO reset or programmed from port A (see *Almost-Empty flag and Almost-Full flag offset programming* section). An Almost-Full flag is LOW when the number of words in its FIFO is greater than or equal to (256-Y), (512-Y), or (1,024-Y) for the IDT723622, IDT723632, or IDT723642 respectively. An Almost-Full flag is HIGH when the number of words in its FIFO is less than or equal to [256-(Y+1)], [512-(Y+1)], or [1,024-(Y+1)] for the IDT723622, IDT723632, or IDT723642 respectively. Note that a data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of the Almost-Full flag synchronizing clock are required after a FIFO read for its Almost-Full flag to reflect the new level of fill. Therefore, the Almost-Full flag of a FIFO containing [256/512/1,024-(Y+1)] or less words remains LOW if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to [256/

512/1,024-(Y+1)]. An Almost-Full flag is set HIGH by the second LOW-to-HIGH transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to [256/512/1,024-(Y+1)]. A LOW-to-HIGH transition of an Almost-Full flag synchronizing clock begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the read that reduces the number of words in memory to [256/512/1,024-(Y+1)]. Otherwise, the subsequent synchronizing clock cycle may be the first synchronization cycle (see Figures 14 and 15).

MAILBOX REGISTERS

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The Mailbox select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes A0-A35 data to the mail1 register when a port A Write is selected by $\overline{\text{CSA}}$, W/ $\overline{\text{RA}}$, and ENA and with MBA HIGH. A LOW-to-HIGH transition on CLKB writes B0-B35 data to the mail2 register when a port B Write is selected by $\overline{\text{CSB}}$, $\overline{\text{W}}/\text{RB}$, and ENB and with MBB HIGH. Writing data to a mail register sets its corresponding flag ($\overline{\text{MBF1}}$) or $\overline{\text{MBF2}}$) LOW. Attempted writes to a mail register are ignored while the mail flag is LOW.

When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port Mailbox select input is LOW and from the mail register when the port-mailbox select input is HIGH. The Mail1 Register Flag ($\overline{\text{MBF1}}$) is set HIGH by a LOW-to-HIGH transition on CLKB when a port B Read is selected by $\overline{\text{CSB}}$, $\overline{\text{W}}/\text{RB}$, and ENB and with MBB HIGH. The Mail2 Register Flag ($\overline{\text{MBF2}}$) is set HIGH by a LOW-to-HIGH transition on CLKA when a port A read is selected by $\overline{\text{CSA}}$, $\overline{\text{W}}/\overline{\text{RA}}$, and ENA and with MBA HIGH. The data in a mail register remains intact after it is read and changes only when new data is written to the register. For mail register and Mail Register flag timing diagrams, see Figure 16 and 17.






Figure 2. FIFO1 Reset and Loading X1 and Y1 with a Preset Value of Eight⁽¹⁾



- 1. tskew1 is the minimum time between the rising CLKA edge and a rising CLKB edge for IRB to transition HIGH in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than tskew1, then IRB may transition HIGH one CLKB cycle later than shown.
- 2. CSA = LOW, W/RA = HIGH, MBA = LOW. It is not necessary to program offset register on consecutive clock cycles.


Figure 3. Parallel Programming of the Almost-Full Flag and Almost-Empty Flag Offset Values after Reset

^{1.} FIFO2 is reset in the same manner to load X2 and Y2 with a preset value.



1. Written to FIFO1.

Figure 4. Port A Write Cycle Timing for FIFO1



1. Written to FIFO2.

Figure 5. Port B Write Cycle Timing for FIFO2




Figure 6. Port B Read Cycle Timing for FIF01




Figure 7. Port A Read Cycle Timing for FIFO2




Figure 8. ORB Flag Timing and First Data Word Fall Through when FIFO1 is Empty

^{1.} tskew1 is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition HIGH and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than tskew1, then the transition of ORB HIGH and load of the first word to the output register may occur one CLKB cycle later than shown.




Figure 9. ORA Flag Timing and First Data Word Fall Through when FIFO2 is Empty

^{1.} tskew1 is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition HIGH and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than tskew1, then the transition of ORA HIGH and load of the first word to the output register may occur one CLKA cycle later than shown.




Figure 10. IRA Flag Timing and First Available Write when FIFO1 is Full

^{1.} tskew1 is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskew1, then IRA may transition HIGH one CLKA cycle later than shown.






Figure 11. IRB Flag Timing and First Available Write when FIFO2 is Full



- 1. tskew2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AEB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskew2, then AEB may transition HIGH one CLKB cycle later than shown.
- 2. FIFO1 Write (CSA = LOW, W/RA = LOW, MBA = LOW), FIFO1 read (CSB = LOW, W/RB = HIGH, MBB = LOW). Data in the FIFO1 output register has been read from the FIFO.


Figure 12. Timing for **AEB** when FIFO1 is Almost-Empty

^{1.} tskew1 is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskew1, then IRB may transition HIGH one CLKB cycle later than shown.




- 1. tskew2 is the minimum time between a rising CLKB edge and a rising CLKA edge for AEA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskew2, then AEA may transition HIGH one CLKA cycle later than shown.
- 2. FIFO2 Write (CSB = LOW, W/RB = LOW, MBB = LOW), FIFO2 read (CSA = LOW, W/RA = LOW, MBA = LOW). Data in the FIFO2 output register has been read from the FIFO.

Figure 13. Timing for AEA when FIFO2 is Almost-Empty



- 1. tskew2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskew2, then AFA may transition HIGH one CLKA cycle later than shown.
- 2. FIFO1 Write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO1 read (CSB = LOW, W/RB = HIGH, MBB = LOW). Data in the FIFO1 output register has been read from the FIFO.
- 3. D = Maximum FIFO Depth = 256 for the IDT723622, 512 for the IDT723632, 1,024 for the IDT723642.

Figure 14. Timing for AFA when FIFO1 is Almost-Full



- 1. tskew2 is the minimum time between a rising CLKB edge and a rising CLKA edge for \overline{AFB} to transition HIGH in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskew2, then \overline{AFB} may transition HIGH one CLKB cycle later than shown.
- 2. FIFO2 write (CSB = LOW, W/RB = LOW, MBB = LOW), FIFO2 read (CSA = LOW, W/RA = LOW, MBA = LOW). Data in the FIFO2 output register has been read from the FIFO.
- 3. D = Maximum FIFO Depth = 256 for the IDT723622, 512 for the IDT723632, 1,024 for the IDT723642.

Figure 15. Timing for AFB when FIFO2 is Almost-Full




Figure 16. Timing for Mail1 Register and MBF1 Flag






Figure 17. Timing for Mail2 Register and MBF2 Flag

PARAMETER MEASUREMENT INFORMATION



PROPAGATION DELAY LOAD CIRCUIT




NOTE:

1. Includes probe and jig capacitance.

Figure 18. Load Circuit and Voltage Waveforms

ORDERING INFORMATION



DATASHEET DOCUMENT HISTORY

10/04/2000 pgs. 1 through 25, except pages 35.

03/21/2001 pgs. 6 and 7.

08/01/2001 pgs. 1, 6, 8, 9 and 25.

12/18/2001 pg. 23. 02/05/2009 pgs. 1 and 25.

02/19/2015 pgs. 1, 2, 5, 7, 8, 9 and 24.