Quad 2-input OR gate

Rev. 1 — 26 March 2013

Product data sheet

1. General description

The 74AHC32-Q100; 74AHCT32-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.

The 74AHC32-Q100; 74AHCT32-Q100 provides the 2-input OR function.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits


- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from –40 °C to +85 °C and from –40 °C to +125 °C
- Balanced propagation delays
- All inputs have Schmitt-trigger actions
- Inputs accept voltages higher than V_{CC}
- Input levels:
 - For 74AHC32-Q100: CMOS level
 - ◆ For 74AHCT32-Q100: TTL level
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options



3. Ordering information

Table 1. Ordering information								
Type number	Package							
	Temperature range	Name	Description	Version				
74AHC32-Q100								
74AHC32D-Q100	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1				
74AHC32PW-Q100	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1				
74AHC32BQ-Q100	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm	SOT762-1				
74AHCT32-Q100								
74AHCT32D-Q100	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1				
74AHCT32PW-Q100	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1				
74AHCT32BQ-Q100	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm	SOT762-1				

4. Functional diagram







Fig 3. Logic diagram (one gate)

74AHC_AHCT32_Q100
Product data sheet

Quad 2-input OR gate

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
1A	1	data input
1B	2	data input
1Y	3	data output
2A	4	data input
2B	5	data input
2Y	6	data output
GND	7	ground (0 V)
3Y	8	data output
3A	9	data input
3B	10	data input
4Y	11	data output
4A	12	data input
4B	13	data input
V _{CC}	14	supply voltage

Quad 2-input OR gate

6. Functional description

Table 3.Function table^[1]

Input	Output	
nA	nB	nY
L	L	L
Х	Н	Н
Н	Х	Н

[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care.

7. Limiting values

Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

					,
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I _{IK}	input clamping current	V _I < -0.5 V	<u>[1]</u> –20	-	mA
I _{OK}	output clamping current	V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V	<u>[1]</u> –20	+20	mA
lo	output current	$V_{O} = -0.5 \text{ V to} (V_{CC} + 0.5 \text{ V})$	-25	+25	mA
I _{CC}	supply current		-	+75	mA
I _{GND}	ground current		-75	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \text{ to } +125 \ ^{\circ}C$	[2] _	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

For SO14 packages: above 70 °C the value of P_{tot} derates linearly at 8 mW/K.
 For TSSOP14 packages: above 60 °C the value of P_{tot} derates linearly at 5.5 mW/K.
 For DHVQFN14 packages: above 60 °C the value of P_{tot} derates linearly at 4.5 mW/K.

8. Recommended operating conditions

Table 5.	Operating conditions					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
74AHC32	2-Q100					
V _{CC}	supply voltage		2.0	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V_{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CC} = 3.0 V to 3.6 V	-	-	100	ns/V
		V_{CC} = 4.5 V to 5.5 V	-	-	20	ns/V

Quad 2-input OR gate

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
74AHCT	32-Q100					
V _{CC}	supply voltage		4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	-	20	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to +125 °C		Unit
			Min	Тур	Мах	Min	Max	Min	Max	
74AHC3	2-Q100								1	
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	$V_{CC} = 3.0 V$	2.1	-	-	2.1	-	2.1	-	V
		V _{CC} = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 3.0 V$	-	-	0.9	-	0.9	-	0.9	V
		V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V _{OH} HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$									
	output voltage	I_{O} = -50 μ A; V_{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I_{O} = –50 $\mu A;$ V_{CC} = 3.0 V	2.9	3.0	-	2.9	-	2.9	-	V
		I_O = –50 $\mu A; V_{CC}$ = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I_{O} = -4.0 mA; V_{CC} = 3.0 V	2.58	-	-	2.48	-	2.40	-	V
		$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.80	-	3.70	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_O = 50 \ \mu\text{A}; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \ \mu\text{A}; \ V_{CC} = 3.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \ \mu\text{A}; \ V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		I_{O} = 4.0 mA; V_{CC} = 3.0 V	-	-	0.36	-	0.44	-	0.55	V
		I_0 = 8.0 mA; V_{CC} = 4.5 V	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	$V_I = 5.5 V \text{ or GND};$ $V_{CC} = 0 V \text{ to } 5.5 V$	-	-	0.1	-	1.0	-	2.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	2.0	-	20	-	40	μΑ
CI	input capacitance	$V_{I} = V_{CC}$ or GND	-	3	10	-	10	-	10	pF
C _O	output capacitance		-	4	-	-	-	-	-	pF

Quad 2-input OR gate

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Мах	
74AHCT	32-Q100									
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -50 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -8.0 mA	3.94	-	-	3.80	-	3.70	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		l _O = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	$V_I = 5.5 V \text{ or GND};$ $V_{CC} = 0 V \text{ to } 5.5 V$	-	-	0.1	-	1.0	-	2.0	μΑ
I _{CC}	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 5.5 \ V \end{array}$	-	-	2.0	-	20	-	40	μΑ
ΔI _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$; other pins at V_{CC} or GND; $I_O = 0 \text{ A}$; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
CI	input capacitance	$V_I = V_{CC}$ or GND	-	3	10	-	10	-	10	pF
Co	output capacitance		-	4	-	-	-	-	-	pF

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 7</u>.

Symbol	Parameter	Conditions		25 °C		–40 °C te	o +85 °C	–40 °C to	o +125 ℃	Unit
			Min	Typ[1]	Max	Min	Max	Min	Max	
74AHC32	2-Q100									
t _{pd}	propagation delay	nA, nB to nY; see Figure 6	1							
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$								
		C _L = 15 pF	-	3.9	7.9	1.0	9.5	1.0	10.0	ns
		C _L = 50 pF	-	5.6	11.4	1.0	13	1.0	14.5	ns
		V_{CC} = 4.5 V to 5.5 V								
		C _L = 15 pF	-	2.8	5.5	1.0	6.5	1.0	7.0	ns
		C _L = 50 pF	-	4.1	7.5	1.0	8.5	1.0	9.5	ns
C _{PD}	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{\text{CC}}$] -	10	-	-	-	-	-	pF

Quad 2-input OR gate

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 7</u>.

Symbol	Parameter	Conditions		25 °C		–40 °C to +85 °C		–40 °C to +125 °C		Unit	
				Min	Typ ^[1]	Мах	Min	Max	Min	Max	
74AHCT	32-Q100; V _{CC}	= 4.5 V to 5.5 V									
t _{pd}	propagation delay	nA, nB to nY; see Figure 6	[2]								
		C _L = 15 pF		-	3.1	6.9	1.0	8.0	1.0	9.0	ns
		C _L = 50 pF		-	4.3	7.9	1.0	9.0	1.0	10.0	ns
C _{PD}	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_i = \text{GND to } V_{\text{CC}}$	<u>[3]</u>	-	12	-	-	-	-	-	pF

[1] Typical values are measured at nominal supply voltage (V_{CC} = 3.3 V and V_{CC} = 5.0 V).

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

11. Waveforms




Fig 6. Input to output propagation delays

Table 8.Measurement points

Туре	Input	Output
	V _M	V _M
74AHC32-Q100	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74AHCT32-Q100	1.5 V	$0.5 \times V_{CC}$

Nexperia

74AHC32-Q100; 74AHCT32-Q100

Quad 2-input OR gate




Table 9. Test data

Туре	Input L		Load	Test
	VI	t _r , t _f	CL	
74AHC32-Q100	V _{CC}	\leq 3.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}
74AHCT32-Q100	3.0 V	≤ 3.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}

Quad 2-input OR gate

12. Package outline




Fig 8. Package outline SOT108-1 (SO14)

All information provided in this document is subject to legal disclaimers.

74AHC AHCT32 Q100

Quad 2-input OR gate





Fig 9. Package outline SOT402-1 (TSSOP14)

All information provided in this document is subject to legal disclaimers.



DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1

Fig 10. Package outline SOT762-1 (DHVQFN14)

All information provided in this document is subject to legal disclaimers.

Quad 2-input OR gate

13. Abbreviations

AcronymDescriptionCDMCharged Device ModelCMOSComplementary Metal-Oxide SemiconductorDUTDevice Under TestESDElectroStatic DischargeHBMHuman Body ModelLSTTLLow-power Schottky Transistor-Transistor LogicMILMilitaryMMMachine Model	Table 10.	10. Abbreviations		
CMOSComplementary Metal-Oxide SemiconductorDUTDevice Under TestESDElectroStatic DischargeHBMHuman Body ModelLSTTLLow-power Schottky Transistor-Transistor LogicMILMilitary	Acronym	Description		
DUTDevice Under TestESDElectroStatic DischargeHBMHuman Body ModelLSTTLLow-power Schottky Transistor-Transistor LogicMILMilitary	CDM	Charged Device Model		
ESDElectroStatic DischargeHBMHuman Body ModelLSTTLLow-power Schottky Transistor-Transistor LogicMILMilitary	CMOS	Complementary Metal-Oxide Semiconductor		
HBM Human Body Model LSTTL Low-power Schottky Transistor-Transistor Logic MIL Military	DUT	Device Under Test		
LSTTL Low-power Schottky Transistor-Transistor Logic MIL Military	ESD	ElectroStatic Discharge		
MIL Military	HBM	Human Body Model		
	LSTTL	Low-power Schottky Transistor-Transistor Logic		
MM Machine Model	MIL	Military		
	MM	Machine Model		

14. Revision history

Table 11. Revision history							
Document ID	Release date	Data sheet status	Change notice	Supersedes			
74AHC_AHCT32_Q100 v.1	20130326	Product data sheet	-	-			

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any

representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and

customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive

applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia

products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

```
74AHC_AHCT32_Q100
```

Quad 2-input OR gate

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com