# **74AVCH1T45**

# Dual-supply voltage level translator/transceiver; 3-state Rev. 5 — 6 January 2016 Product date

Product data sheet

## **General description**

The 74AVCH1T45 is a single bit, dual supply transceiver that enables bidirectional level translation. It features two 1-bit input-output ports (A and B), a direction control input (DIR) and dual supply pins ( $V_{CC(A)}$  and  $V_{CC(B)}$ ). Both  $V_{CC(A)}$  and  $V_{CC(B)}$  can be supplied at any voltage between 0.8 V and 3.6 V making the device suitable for translating between any of the low voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins A and DIR are referenced to V<sub>CC(A)</sub> and pin B is referenced to V<sub>CC(B)</sub>. A HIGH on DIR allows transmission from A to B and a LOW on DIR allows transmission from B to A.

The device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either  $V_{CC(A)}$  or  $V_{CC(B)}$  are at GND level, both A and B are in the high-impedance OFF-state.

The 74AVCH1T45 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.

#### Features and benefits 2.

- Wide supply voltage range:
  - V<sub>CC(A)</sub>: 0.8 V to 3.6 V
  - ◆ V<sub>CC(B)</sub>: 0.8 V to 3.6 V
- High noise immunity
- Complies with JEDEC standards:
  - ◆ JESD8-12 (0.8 V to 1.3 V)
  - ◆ JESD8-11 (0.9 V to 1.65 V)
  - ◆ JESD8-7 (1.2 V to 1.95 V)
  - ◆ JESD8-5 (1.8 V to 2.7 V)
  - ◆ JESD8-B (2.7 V to 3.6 V)
- ESD protection:
  - ♦ HBM JESD22-A114E Class 3B exceeds 8000 V
  - MM JESD22-A115-A exceeds 200 V
  - CDM JESD22-C101C exceeds 1000 V
- Maximum data rates:
  - ◆ 500 Mbit/s (1.8 V to 3.3 V translation)
  - 320 Mbit/s (< 1.8 V to 3.3 V translation)</li>
  - ◆ 320 Mbit/s (translate to 2.5 V or 1.8 V)
  - 280 Mbit/s (translate to 1.5 V)



- 240 Mbit/s (translate to 1.2 V)
- Suspend mode
- Bus hold on data inputs
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V<sub>CC</sub>
- I<sub>OFF</sub> circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

## 3. Ordering information

Table 1. Ordering information

Type number	Package							
	Temperature range	Name	Description	Version				
74AVCH1T45GW	-40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363				
74AVCH1T45GM	-40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 $\times$ 1.45 $\times$ 0.5 mm	SOT886				
74AVCH1T45GN	-40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body $0.9 \times 1.0 \times 0.35$ mm	SOT1115				
74AVCH1T45GS	−40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body $1.0 \times 1.0 \times 0.35$ mm	SOT1202				


## 4. Marking

Table 2. Marking

Type number	Marking code[1]
74AVCH1T45GW	K5
74AVCH1T45GM	K5
74AVCH1T45GN	K5
74AVCH1T45GS	K5


<sup>[1]</sup> The pin 1 indicator is located on the lower left corner of the device, below the marking code.

## 5. Functional diagram



## 6. Pinning information

## 6.1 Pinning



## 6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
V <sub>CC(A)</sub>	1	supply voltage port A and DIR
GND	2	ground (0 V)
A	3	data input or output
В	4	data input or output
DIR	5	direction control
V <sub>CC(B)</sub>	6	supply voltage port B

© Nexperia B.V. 2017. All rights reserved

## 7. Functional description

#### Table 4. Function table [1]

Supply voltage	Input	Input/output <sup>[2]</sup>		
V <sub>CC(A)</sub> , V <sub>CC(B)</sub>	DIR[3]	A	В	
0.8 V to 3.6 V	L	A = B	input	
0.8 V to 3.6 V	Н	input	B = A	
GND[4]	X	Z	Z	

- [1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.
- [2] The input circuit of the data I/O is always active.
- [3] The DIR input circuit is referenced to V<sub>CC(A)</sub>.
- [4] If at least one of V<sub>CC(A)</sub> or V<sub>CC(B)</sub> is at GND level, the device goes into Suspend mode.

## 8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC(A)</sub>	supply voltage A			-0.5	+4.6	V
V <sub>CC(B)</sub>	supply voltage B			-0.5	+4.6	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V		-50	-	mA
VI	input voltage		<u>[1]</u>	-0.5	+4.6	V
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < 0 V		-50	-	mA
Vo	output voltage	Active mode	[1][2][3]	-0.5	V <sub>CCO</sub> + 0.5	V
		Suspend or 3-state mode	<u>[1]</u>	-0.5	+4.6	V
Io	output current	$V_O = 0 \text{ V to } V_{CCO}$		-	±50	mA
I <sub>CC</sub>	supply current	I <sub>CC(A)</sub> or I <sub>CC(B)</sub>		-	100	mA
I <sub>GND</sub>	ground current			-100	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	<u>[4]</u>	-	250	mW

- [1] The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed.
- [2]  $V_{CCO}$  is the supply voltage associated with the output port.
- [3]  $V_{CCO} + 0.5 \text{ V}$  should not exceed 4.6 V.
- [4] For SC-88 packages: above 87.5 °C the value of P<sub>tot</sub> derates linearly with 4.0 mW/K. For XSON6 packages: above 118 °C the value of P<sub>tot</sub> derates linearly with 7.8 mW/K.

# 9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC(A)</sub>	supply voltage A		0.8	3.6	V
$V_{CC(B)}$	supply voltage B		0.8	3.6	V
VI	input voltage		0	3.6	V

74AVCH1T45

All information provided in this document is subject to legal disclaimers

Table 6. Recommended operating conditions ...continued

Symbol	Parameter	Conditions	Min	Max	Unit
Vo	output voltage	Active mode [1]	0	V <sub>cco</sub>	V
		Suspend or 3-state mode	0	3.6	V
T <sub>amb</sub>	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CCI</sub> = 0.8 V to 3.6 V	-	5	ns/V

<sup>[1]</sup> V<sub>CCO</sub> is the supply voltage associated with the output port.

#### 10. Static characteristics

#### Table 7. Typical static characteristics at $T_{amb} = 25 \, ^{\circ}C_{1}^{[1][2]}$

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_{O} = -1.5 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V}$	-	0.69	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_{O} = 1.5 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V}$	-	0.07	-	V
II	input leakage current	DIR input; $V_I = 0 \text{ V or } 3.6 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	-	±0.025	±0.25	μΑ
I <sub>BHL</sub>	bus hold LOW current	$V_I = 0.42 \text{ V}; V_{CC(A)} = V_{CC(B)} = 1.2 \text{ V}$	-	26	-	μΑ
I <sub>BHH</sub>	bus hold HIGH current	$V_I = 0.78 \text{ V}; V_{CC(A)} = V_{CC(B)} = 1.2 \text{ V}$	-	-24	-	μΑ
I <sub>BHLO</sub>	bus hold LOW overdrive current	$V_{I} = GND \text{ to } V_{CCI}; V_{CC(A)} = V_{CC(B)} = 1.2 \text{ V}$ [5]	-	28	-	μΑ
Івнно	bus hold HIGH overdrive current	$V_{I} = GND \text{ to } V_{CCI}; V_{CC(A)} = V_{CC(B)} = 1.2 \text{ V}$ [6]	-	-26	-	μΑ
I <sub>OZ</sub>	OFF-state output current	A or B port; $V_O = 0 \text{ V or } V_{CCO}$ ; $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	-	±0.5	±2.5	μΑ
I <sub>OFF</sub>	power-off leakage current	A port; $V_I$ or $V_O = 0$ V to 3.6 V; $V_{CC(A)} = 0$ V; $V_{CC(B)} = 0.8$ V to 3.6 V	-	±0.1	±1	μΑ
		B port; $V_I$ or $V_O = 0$ V to 3.6 V; $V_{CC(B)} = 0$ V; $V_{CC(A)} = 0.8$ V to 3.6 V		±0.1	±1	μΑ
Cı	input capacitance	DIR input; $V_I = 0 \text{ V or } 3.3 \text{ V}$ ; $V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$	-	1.0	-	pF
C <sub>I/O</sub>	input/output capacitance	A and B port; Suspend mode; $V_O = V_{CCO}$ or GND; $V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$	-	4.0	-	pF

<sup>[1]</sup> V<sub>CCO</sub> is the supply voltage associated with the output port.

<sup>[2]</sup> V<sub>CCI</sub> is the supply voltage associated with the input port.

<sup>[2]</sup> V<sub>CCI</sub> is the supply voltage associated with the data input port.

<sup>[3]</sup> The bus hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>I</sub> to GND and then raising it to V<sub>IL</sub> max.

<sup>[4]</sup> The bus hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>I</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

<sup>[5]</sup> An external driver must source at least I<sub>BHLO</sub> to switch this node from LOW to HIGH.

<sup>[6]</sup> An external driver must sink at least  $I_{BHHO}$  to switch this node from HIGH to LOW.

<sup>[7]</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.



Table 8. Static characteristics [1][2]

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Max	Min	Max	
V <sub>IH</sub>	HIGH-level	data input					
	input voltage	V <sub>CCI</sub> = 0.8 V	0.70V <sub>CCI</sub>	-	0.70V <sub>CCI</sub>	-	V
		V <sub>CCI</sub> = 1.1 V to 1.95 V	0.65V <sub>CCI</sub>	-	0.65V <sub>CCI</sub>	-	V
		V <sub>CCI</sub> = 2.3 V to 2.7 V	1.6	-	1.6	-	V
		V <sub>CCI</sub> = 3.0 V to 3.6 V	2	-	2	-	V
		DIR input					
		V <sub>CC(A)</sub> = 0.8 V	0.70V <sub>CC(A)</sub>	-	0.70V <sub>CC(A)</sub>	-	V
		V <sub>CC(A)</sub> = 1.1 V to 1.95 V	0.65V <sub>CC(A)</sub>	-	0.65V <sub>CC(A)</sub>	-	V
		V <sub>CC(A)</sub> = 2.3 V to 2.7 V	1.6	-	1.6	-	V
		V <sub>CC(A)</sub> = 3.0 V to 3.6 V	2	-	2	-	V
V <sub>IL</sub>	LOW-level	data input					
	input voltage	V <sub>CCI</sub> = 0.8 V	-	0.30V <sub>CCI</sub>	-	0.30V <sub>CCI</sub>	V
		V <sub>CCI</sub> = 1.1 V to 1.95 V	-	0.35V <sub>CCI</sub>	-	0.35V <sub>CCI</sub>	V
		V <sub>CCI</sub> = 2.3 V to 2.7 V	-	0.7	-	0.7	V
		V <sub>CCI</sub> = 3.0 V to 3.6 V	-	0.9	-	0.9	V
		DIR input					
		V <sub>CC(A)</sub> = 0.8 V	-	0.30V <sub>CC(A)</sub>	-	0.30V <sub>CC(A)</sub>	V
		V <sub>CC(A)</sub> = 1.1 V to 1.95 V	-	0.35V <sub>CC(A)</sub>	-	0.35V <sub>CC(A)</sub>	V
		V <sub>CC(A)</sub> = 2.3 V to 2.7 V	-	0.7	-	0.7	V
		V <sub>CC(A)</sub> = 3.0 V to 3.6 V	-	0.9	-	0.9	V
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$					
	output voltage	$I_O = -100 \mu A;$ $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	V <sub>CCO</sub> - 0.1	-	V <sub>CCO</sub> - 0.1	-	V
		$I_O = -3 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	0.85	-	0.85	-	V
		$I_{O} = -6 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$	1.05	-	1.05	-	V
		$I_{O} = -8 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$	1.2	-	1.2	-	V
		$I_O = -9 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$	1.75	-	1.75	-	V
		$I_O = -12 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$	2.3	-	2.3	-	V

© Nexperia B.V. 2017. All rights reserved

Table 8. Static characteristics ...continued [1][2]

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	–40 °C t	–40 °C to +85 °C		-40 °C to +125 °C	
			Min	Max	Min	Max	
V <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$					
	output voltage	$I_O = 100 \mu A;$ $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	-	0.1	-	0.1	V
		$I_O = 3 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	-	0.25	-	0.25	V
		$I_{O} = 6 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$	-	0.35	-	0.35	V
		$I_O = 8 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$	-	0.45	-	0.45	V
		$I_{O} = 9 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$	-	0.55	-	0.55	V
		$I_O = 12 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$	-	0.7	-	0.7	V
l <sub>l</sub>	input leakage current	DIR input; $V_1 = 0 \text{ V or } 3.6 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	-	±1	-	±1.5	μА
I <sub>BHL</sub>	bus hold LOW	A or B port					
	current	$V_I = 0.49 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$	15	-	15	-	μА
		$V_{I} = 0.58 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$	25	-	25	-	μА
		$V_I = 0.70 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$	45	-	45	-	μА
		$V_{I} = 0.80 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$	100	-	90	-	μΑ
I <sub>BHH</sub>	bus hold HIGH current	A or B port [4]					
		$V_I = 0.91 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$	<b>–15</b>	-	-15	-	μА
		V <sub>I</sub> = 1.07 V; V <sub>CC(A)</sub> = V <sub>CC(B)</sub> = 1.65 V	-25	-	-25	-	μА
		$V_I = 1.60 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$	- <b>4</b> 5	-	-45	-	μА
		$V_{I} = 2.00 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$	-100	-	-100	-	μА
I <sub>BHLO</sub>	bus hold LOW	A or B port [5]					
	overdrive current	$V_{CC(A)} = V_{CC(B)} = 1.6 \text{ V}$	125	-	125	-	μΑ
	Carroni	$V_{CC(A)} = V_{CC(B)} = 1.95 \text{ V}$	200	-	200	-	μΑ
		$V_{CC(A)} = V_{CC(B)} = 2.7 \text{ V}$	300	-	300	-	μΑ
		$V_{CC(A)} = V_{CC(B)} = 3.6 \text{ V}$	500	-	500	-	μΑ
I <sub>BHHO</sub>	bus hold HIGH	A or B port [6]					
	overdrive current	$V_{CC(A)} = V_{CC(B)} = 1.6 \text{ V}$	-125	-	-125	-	μΑ
	Junioni	$V_{CC(A)} = V_{CC(B)} = 1.95 \text{ V}$	-200	-	-200	-	μΑ
		$V_{CC(A)} = V_{CC(B)} = 2.7 \text{ V}$	-300	-	-300	-	μΑ
		$V_{CC(A)} = V_{CC(B)} = 3.6 \text{ V}$	-500	-	-500	-	μΑ
l <sub>oz</sub>	OFF-state output current	A or B port; $V_O = 0 \text{ V or } V_{CCO}$ ; $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	-	±5	-	±7.5	μА

Table 8. Static characteristics ...continued[1][2]

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	–40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Max	Min	Max	
I <sub>OFF</sub>	power-off leakage	A port; $V_1$ or $V_0 = 0$ V to 3.6 V; $V_{CC(A)} = 0$ V; $V_{CC(B)} = 0.8$ V to 3.6 V	-	±5	-	±35	μΑ
	current	B port; $V_1$ or $V_O = 0$ V to 3.6 V; $V_{CC(B)} = 0$ V; $V_{CC(A)} = 0.8$ V to 3.6 V	-	±5	-	±35	μΑ
I <sub>CC</sub>	supply current	A port; $V_I = 0 \text{ V or } V_{CCI}$ ; $I_O = 0 \text{ A}$					
		$V_{CC(A)} = 0.8 \text{ V to } 3.6 \text{ V};$ $V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	-	8	-	12	μΑ
		V <sub>CC(A)</sub> = 3.6 V; V <sub>CC(B)</sub> = 0 V	-	8	-	12	μΑ
		$V_{CC(A)} = 0 \text{ V}; V_{CC(B)} = 3.6 \text{ V}$	-2	-	-8	-	μΑ
		B port; $V_I = 0 \text{ V or } V_{CCI}$ ; $I_O = 0 \text{ A}$					
		$V_{CC(A)} = 0.8 \text{ V to } 3.6 \text{ V};$ $V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	-	8	-	12	μΑ
		V <sub>CC(A)</sub> = 3.6 V; V <sub>CC(B)</sub> = 0 V	-2	-	-8	-	μΑ
		V <sub>CC(A)</sub> = 0 V; V <sub>CC(B)</sub> = 3.6 V	-	8	-	12	μΑ
		A plus B port ( $I_{CC(A)} + I_{CC(B)}$ ); $I_O = 0$ A; $V_I = 0$ V or $V_{CCI}$ ; $V_{CC(A)} = 0.8$ V to 3.6 V; $V_{CC(B)} = 0.8$ V to 3.6 V	-	16	-	24	μА

- [1]  $V_{CCO}$  is the supply voltage associated with the output port.
- [2]  $V_{CCI}$  is the supply voltage associated with the data input port.
- [3] The bus hold circuit can sink at least the minimum low sustaining current at  $V_{IL}$  max.  $I_{BHL}$  should be measured after lowering  $V_I$  to GND and then raising it to  $V_{IL}$  max.
- [4] The bus hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>I</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.
- [5] An external driver must source at least I<sub>BHLO</sub> to switch this node from LOW to HIGH.
- 6] An external driver must sink at least I<sub>BHHO</sub> to switch this node from HIGH to LOW.
- [7] For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.

## 11. Dynamic characteristics

Table 9. Typical dynamic characteristics at  $V_{CC(A)} = 0.8 \text{ V}$  and  $T_{amb} = 25 ^{\circ}\text{C}$  [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8; for wave forms see Figure 6 and Figure 7

Parameter	Conditions							
	Conditions	V <sub>CC(B)</sub>						Unit
		0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
propagation delay	A to B	15.8	8.4	8.0	8.0	8.7	9.5	ns
	B to A	15.8	12.7	12.4	12.2	12.0	11.8	ns
disable time	DIR to A	12.2	12.2	12.2	12.2	12.2	12.2	ns
	DIR to B	11.7	7.9	7.6	8.2	8.7	10.2	ns
enable time	DIR to A	27.5	20.6	20.0	20.4	20.7	22.0	ns
	DIR to B	28.0	20.6	20.2	20.2	20.9	21.7	ns
	disable time	B to A  disable time  DIR to A  DIR to B  enable time  DIR to A	propagation delay         A to B         15.8           B to A         15.8           disable time         DIR to A         12.2           DIR to B         11.7           enable time         DIR to A         27.5	propagation delay         A to B         15.8         8.4           B to A         15.8         12.7           disable time         DIR to A         12.2         12.2           DIR to B         11.7         7.9           enable time         DIR to A         27.5         20.6	0.8 V         1.2 V         1.5 V           propagation delay         A to B         15.8         8.4         8.0           B to A         15.8         12.7         12.4           disable time         DIR to A         12.2         12.2         12.2           DIR to B         11.7         7.9         7.6           enable time         DIR to A         27.5         20.6         20.0	0.8 V         1.2 V         1.5 V         1.8 V           propagation delay         A to B         15.8         8.4         8.0         8.0           B to A         15.8         12.7         12.4         12.2           disable time         DIR to A         12.2         12.2         12.2         12.2           DIR to B         11.7         7.9         7.6         8.2           enable time         DIR to A         27.5         20.6         20.0         20.4	0.8 V         1.2 V         1.5 V         1.8 V         2.5 V           propagation delay         A to B         15.8         8.4         8.0         8.0         8.7           B to A         15.8         12.7         12.4         12.2         12.0           disable time         DIR to A         12.2         12.2         12.2         12.2         12.2           DIR to B         11.7         7.9         7.6         8.2         8.7           enable time         DIR to A         27.5         20.6         20.0         20.4         20.7	0.8 V         1.2 V         1.5 V         1.8 V         2.5 V         3.3 V           propagation delay         A to B         15.8         8.4         8.0         8.0         8.7         9.5           B to A         15.8         12.7         12.4         12.2         12.0         11.8           disable time         DIR to A         12.2         12.2         12.2         12.2         12.2         12.2           DIR to B         11.7         7.9         7.6         8.2         8.7         10.2           enable time         DIR to A         27.5         20.6         20.0         20.4         20.7         22.0

<sup>[1]</sup> t<sub>pd</sub> is the same as t<sub>PLH</sub> and t<sub>PHL</sub>; t<sub>dis</sub> is the same as t<sub>PLZ</sub> and t<sub>PHZ</sub>; t<sub>en</sub> is the same as t<sub>PZL</sub> and t<sub>PZH</sub>. t<sub>en</sub> is a calculated value using the formula shown in <u>Section 13.4 "Enable times"</u>

Table 10. Typical dynamic characteristics at  $V_{CC(B)} = 0.8 \text{ V}$  and  $T_{amb} = 25 \text{ }^{\circ}\text{C}$  [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8; for wave forms see Figure 6 and Figure 7

Parameter	Conditions	V <sub>CC(A)</sub>						
		0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
propagation delay	A to B	15.8	12.7	12.4	12.2	12.0	11.8	ns
	B to A	15.8	8.4	8.0	8.0	8.7	9.5	ns
disable time	DIR to A	12.2	4.9	3.8	3.7	2.8	3.4	ns
	DIR to B	11.7	9.2	9.0	8.8	8.7	8.6	ns
enable time	DIR to A	27.5	17.6	17.0	16.8	17.4	18.1	ns
	DIR to B	28.0	17.6	16.2	15.9	14.8	15.2	ns
	propagation delay disable time	propagation delay A to B B to A  disable time DIR to A DIR to B enable time DIR to A	Discription         0.8 V           propagation delay         A to B         15.8           B to A         15.8           disable time         DIR to A         12.2           DIR to B         11.7           enable time         DIR to A         27.5	Discription         0.8 V         1.2 V           propagation delay         A to B         15.8         12.7           B to A         15.8         8.4           disable time         DIR to A         12.2         4.9           DIR to B         11.7         9.2           enable time         DIR to A         27.5         17.6	0.8 V         1.2 V         1.5 V           propagation delay         A to B         15.8         12.7         12.4           B to A         15.8         8.4         8.0           disable time         DIR to A         12.2         4.9         3.8           DIR to B         11.7         9.2         9.0           enable time         DIR to A         27.5         17.6         17.0	0.8 V         1.2 V         1.5 V         1.8 V           propagation delay         A to B         15.8         12.7         12.4         12.2           B to A         15.8         8.4         8.0         8.0           disable time         DIR to A         12.2         4.9         3.8         3.7           DIR to B         11.7         9.2         9.0         8.8           enable time         DIR to A         27.5         17.6         17.0         16.8	0.8 V         1.2 V         1.5 V         1.8 V         2.5 V           propagation delay         A to B         15.8         12.7         12.4         12.2         12.0           B to A         15.8         8.4         8.0         8.0         8.7           disable time         DIR to A         12.2         4.9         3.8         3.7         2.8           DIR to B         11.7         9.2         9.0         8.8         8.7           enable time         DIR to A         27.5         17.6         17.0         16.8         17.4	0.8 V         1.2 V         1.5 V         1.8 V         2.5 V         3.3 V           propagation delay         A to B         15.8         12.7         12.4         12.2         12.0         11.8           B to A         15.8         8.4         8.0         8.0         8.7         9.5           disable time         DIR to A         12.2         4.9         3.8         3.7         2.8         3.4           DIR to B         11.7         9.2         9.0         8.8         8.7         8.6           enable time         DIR to A         27.5         17.6         17.0         16.8         17.4         18.1

<sup>[1]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ ;  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ ;  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

Table 11. Typical power dissipation capacitance at  $V_{CC(A)} = V_{CC(B)}$  and  $T_{amb} = 25 \, ^{\circ}C$  [1][2]

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	V <sub>CC(A)</sub> and V <sub>CC(B)</sub>						
			0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
C <sub>PD</sub>	power dissipation capacitance	A port: (direction A to B); B port: (direction B to A)	1	2	2	2	2	2	pF
		A port: (direction B to A); B port: (direction A to B)	9	11	11	12	14	17	pF

[1]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

[2]  $f_i$  = 10 MHz;  $V_I$  = GND to  $V_{CC}$ ;  $t_r$  =  $t_f$  = 1 ns;  $C_L$  = 0 pF;  $R_L$  =  $\infty$   $\Omega$ .

74AVCH1T45

All information provided in this document is subject to legal disclaimers

**74AVCH1T45** 

Table 12. Dynamic characteristics for temperature range -40 °C to +85 °C [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8; for wave forms see Figure 6 and Figure 7.

Symbol	Parameter	Conditions	V <sub>CC(B)</sub>								Unit		
			1.2 V =	± 0.1 V	1.5 V =	± 0.1 V	1.8 V ±	0.15 V	2.5 V	± 0.2 V	3.3 V	± 0.3 V	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Ī
V <sub>CC(A)</sub> =	1.1 V to 1.3 V												
t <sub>pd</sub>	propagation	A to B	1.0	9.0	0.7	6.8	0.6	6.1	0.5	5.7	0.5	6.1	ns
	delay	B to A	1.0	9.0	0.8	8.0	0.7	7.7	0.6	7.2	0.5	7.1	ns
t <sub>dis</sub>	disable time	DIR to A	2.2	8.8	2.2	8.8	2.2	8.8	2.2	8.8	2.2	8.8	ns
		DIR to B	2.2	8.4	1.8	6.7	2.0	6.9	1.7	6.2	2.4	7.2	ns
t <sub>en</sub>	enable time	DIR to A	-	17.4	-	14.7	-	14.6	-	13.4	-	14.3	ns
		DIR to B	-	17.8	-	15.6	-	14.9	-	14.5	-	14.9	ns
V <sub>CC(A)</sub> =	1.4 V to 1.6 V				l		1		l	1		1	-1
t <sub>pd</sub>	propagation	A to B	1.0	8.0	0.7	5.4	0.6	4.6	0.5	3.7	0.5	3.5	ns
	delay	B to A	1.0	6.8	0.8	5.4	0.7	5.1	0.6	4.7	0.5	4.5	ns
t <sub>dis</sub>	disable time	DIR to A	1.6	6.3	1.6	6.3	1.6	6.3	1.6	6.3	1.6	6.3	ns
		DIR to B	2.0	7.6	1.8	5.9	1.6	6.0	1.2	4.8	1.7	5.5	ns
t <sub>en</sub>	enable time	DIR to A	-	14.4	-	11.3	-	11.1	-	9.5	-	10.0	ns
		DIR to B	-	14.3	-	11.7	-	10.9	-	10.0	-	9.8	ns
V <sub>CC(A)</sub> =	1.65 V to 1.95	V			l		1					1	
t <sub>pd</sub>	propagation	A to B	1.0	7.7	0.6	5.1	0.5	4.3	0.5	3.4	0.5	3.1	ns
	delay	B to A	1.0	6.1	0.7	4.6	0.5	4.4	0.5	3.9	0.5	3.7	ns
t <sub>dis</sub>	disable time	DIR to A	1.6	5.5	1.6	5.5	1.6	5.5	1.6	5.5	1.6	5.5	ns
		DIR to B	1.8	7.8	1.8	5.7	1.4	5.8	1.0	4.5	1.5	5.2	ns
t <sub>en</sub>	enable time	DIR to A	-	13.9	-	10.3	-	10.2	-	8.4	-	8.9	ns
		DIR to B	-	13.2	-	10.6	-	9.8	-	8.9	-	8.6	ns
V <sub>CC(A)</sub> =	2.3 V to 2.7 V						•					'	
t <sub>pd</sub>	propagation	A to B	1.0	7.2	0.5	4.7	0.5	3.9	0.5	3.0	0.5	2.6	ns
	delay	B to A	1.0	5.7	0.6	3.8	0.5	3.4	0.5	3.0	0.5	2.8	ns
t <sub>dis</sub>	disable time	DIR to A	1.5	4.2	1.5	4.2	1.5	4.2	1.5	4.2	1.5	4.2	ns
		DIR to B	1.7	7.3	2.0	5.2	1.5	5.1	0.6	4.2	1.1	4.8	ns
t <sub>en</sub>	enable time	DIR to A	-	13.0	-	9.0	-	8.5	-	7.2	-	7.6	ns
		DIR to B	-	11.4	-	8.9	-	8.1	-	7.2	-	6.8	ns
V <sub>CC(A)</sub> =	3.0 V to 3.6 V				l		1					1	
t <sub>pd</sub>	propagation	A to B	1.0	7.1	0.5	4.5	0.5	3.7	0.5	2.8	0.5	2.4	ns
	delay	B to A	1.0	6.1	0.6	3.6	0.5	3.1	0.5	2.6	0.5	2.4	ns
t <sub>dis</sub>	disable time	DIR to A	1.5	4.7	1.5	4.7	1.5	4.7	1.5	4.7	1.5	4.7	ns
		DIR to B	1.7	7.2	0.7	5.5	0.6	5.5	0.7	4.1	1.7	4.7	ns
t <sub>en</sub>	enable time	DIR to A	-	13.3	-	9.1	-	8.6	-	6.7	-	7.1	ns
		DIR to B	-	11.8	-	9.2	-	8.4	-	7.5	-	7.1	ns

<sup>[1]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ ;  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ ;  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

Table 13. Dynamic characteristics for temperature range -40 °C to +125 °C [1]


Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8; for wave forms see Figure 6 and Figure 7

Symbol	Parameter	Conditions	V <sub>CC(B)</sub>								Unit		
			1.2 V	± 0.1 V	1.5 V	± 0.1 V	1.8 V ±	0.15 V	2.5 V	± 0.2 V	3.3 V	± 0.3 V	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Ī
V <sub>CC(A)</sub> =	1.1 V to 1.3 V												
t <sub>pd</sub>	propagation	A to B	1.0	9.9	0.7	7.5	0.6	6.8	0.5	6.3	0.5	6.8	ns
	delay	B to A	1.0	9.9	0.8	8.8	0.7	8.5	0.6	8.0	0.5	7.9	ns
t <sub>dis</sub>	disable time	DIR to A	2.2	9.7	2.2	9.7	2.2	9.7	2.2	9.7	2.2	9.7	ns
		DIR to B	2.2	9.2	1.8	7.4	2.0	7.6	1.7	6.9	2.4	8.0	ns
t <sub>en</sub>	enable time	DIR to A	-	19.1	-	16.2	-	16.1	-	14.9	-	15.9	ns
		DIR to B	-	19.6	-	17.2	-	16.5	-	16.0	-	16.5	ns
V <sub>CC(A)</sub> =	1.4 V to 1.6 V												
t <sub>pd</sub>	propagation	A to B	1.0	8.8	0.7	6.0	0.6	5.1	0.5	4.1	0.5	3.9	ns
	delay	B to A	1.0	7.5	0.8	6.0	0.7	5.7	0.6	5.2	0.5	5.0	ns
t <sub>dis</sub>	disable time	DIR to A	1.6	7.0	1.6	7.0	1.6	7.0	1.6	7.0	1.6	7.0	ns
		DIR to B	2.0	8.3	1.8	6.5	1.6	6.6	1.2	5.3	1.7	6.1	ns
t <sub>en</sub>	enable time	DIR to A	-	15.8	-	12.5	-	12.3	-	10.5	-	11.1	ns
		DIR to B	-	15.8	-	13.0	-	12.7	-	11.1	-	10.9	ns
V <sub>CC(A)</sub> =	1.65 V to 1.95	V											
t <sub>pd</sub>	propagation	A to B	1.0	8.5	0.6	5.7	0.5	4.8	0.5	3.8	0.5	3.5	ns
	delay	B to A	1.0	6.8	0.7	5.1	0.5	4.9	0.5	4.3	0.5	4.1	ns
t <sub>dis</sub>	disable time	DIR to A	1.6	6.1	1.6	6.1	1.6	6.1	1.6	6.1	1.6	6.1	ns
		DIR to B	1.8	8.6	1.8	6.3	1.4	6.4	1.0	5.0	1.5	5.8	ns
t <sub>en</sub>	enable time	DIR to A	-	15.4	-	11.4	-	11.3	-	9.3	-	9.9	ns
		DIR to B	-	14.6	-	11.8	-	10.9	-	9.9	-	9.6	ns
V <sub>CC(A)</sub> =	2.3 V to 2.7 V	-								1		1	
t <sub>pd</sub>	propagation	A to B	1.0	8.0	0.5	5.2	0.5	4.3	0.5	3.3	0.5	2.9	ns
	delay	B to A	1.0	6.3	0.6	4.2	0.5	3.8	0.5	3.3	0.5	3.1	ns
t <sub>dis</sub>	disable time	DIR to A	1.5	4.7	1.5	4.7	1.5	4.7	1.5	4.7	1.5	4.7	ns
		DIR to B	1.7	8.0	2.0	5.8	1.5	5.7	0.6	4.7	1.1	5.3	ns
t <sub>en</sub>	enable time	DIR to A	-	14.3	-	10.0	-	9.5	-	8.0	-	8.4	ns
		DIR to B	-	12.7	-	9.9	-	9.0	-	8.0	-	7.6	ns
V <sub>CC(A)</sub> =	3.0 V to 3.6 V												_
t <sub>pd</sub>	propagation	A to B	1.0	7.9	0.5	5.0	0.5	4.1	0.5	3.1	0.5	2.7	ns
	delay	B to A	1.0	6.8	0.6	4.0	0.5	3.5	0.5	2.9	0.5	2.7	ns
t <sub>dis</sub>	disable time	DIR to A	1.5	5.2	1.5	5.2	1.5	5.2	1.5	5.2	1.5	5.2	ns
		DIR to B	1.7	7.9	0.7	6.0	0.6	6.1	0.7	4.6	1.7	5.2	ns
t <sub>en</sub>	enable time	DIR to A	-	14.7	-	10.1	-	9.6	-	7.5	-	7.9	ns
		DIR to B	-	13.1	-	10.2	-	9.3	-	8.3	-	7.9	ns

<sup>[1]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ ;  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ ;  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

## 12. Waveforms

**Nexperia** 



Measurement points are given in Table 14.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.

Fig 6. The data input (A, B) to output (B, A) propagation delay times






Table 14. Measurement points

Supply voltage	Input <sup>[1]</sup>	Output <sup>[2]</sup>				
V <sub>CC(A)</sub> , V <sub>CC(B)</sub>	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>		
1.1 V to 1.6 V	0.5V <sub>CCI</sub>	0.5V <sub>CCO</sub>	V <sub>OL</sub> + 0.1 V	V <sub>OH</sub> – 0.1 V		
1.65 V to 2.7 V	0.5V <sub>CCI</sub>	0.5V <sub>CCO</sub>	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> – 0.15 V		
3.0 V to 3.6 V	0.5V <sub>CCI</sub>	0.5V <sub>CCO</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> – 0.3 V		

- [1]  $V_{CCI}$  is the supply voltage associated with the data input port.
- [2]  $V_{CCO}$  is the supply voltage associated with the output port.





Test data is given in Table 15.

R<sub>L</sub> = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance.

 $V_{\text{EXT}}$  = External voltage for measuring switching times.

Fig 8. Test circuit for measuring switching times

Table 15. Test data

Supply voltage	Input		Load		V <sub>EXT</sub>	V <sub>EXT</sub>		
V <sub>CC(A)</sub> , V <sub>CC(B)</sub>	V <sub>I</sub> [1]	Δt/ΔV	CL	R <sub>L</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub> [2]	
1.1 V to 1.6 V	V <sub>CCI</sub>	≤ 1.0 ns/V	15 pF	2 kΩ	open	GND	2V <sub>CCO</sub>	
1.65 V to 2.7 V	V <sub>CCI</sub>	≤ 1.0 ns/V	15 pF	2 kΩ	open	GND	2V <sub>CCO</sub>	
3.0 V to 3.6 V	V <sub>CCI</sub>	≤ 1.0 ns/V	15 pF	2 kΩ	open	GND	2V <sub>CCO</sub>	

- [1]  $V_{CCI}$  is the supply voltage associated with the data input port.
- [2]  $V_{CCO}$  is the supply voltage associated with the output port.

© Nexperia B.V. 2017. All rights reserved

## 13. Application information

## 13.1 Unidirectional logic level-shifting application

The circuit given in <u>Figure 9</u> is an example of the 74AVCH1T45 being used in a unidirectional logic level-shifting application.





Fig 9. Unidirectional logic level-shifting application

Table 16. Description unidirectional logic level-shifting application

Pin	Name	Function	Description
1	$V_{CC(A)}$	V <sub>CC1</sub>	supply voltage of system-1 (0.8 V to 3.6 V)
2	GND	GND	device GND
3	А	OUT	output level depends on V <sub>CC1</sub> voltage
4	В	IN	input threshold value depends on V <sub>CC2</sub> voltage
5	DIR	DIR	the GND (LOW level) determines B port to A port direction
6	$V_{CC(B)}$	V <sub>CC2</sub>	supply voltage of system-2 (0.8 V to 3.6 V)

## 13.2 Bidirectional logic level-shifting application

<u>Figure 10</u> shows the 74AVCH1T45 being used in a bidirectional logic level-shifting application. Since the device does not have an output enable pin, the system designer should take precautions to avoid bus contention between system-1 and system-2 when changing directions.



<u>Table 17</u> gives a sequence that will illustrate data transmission from system-1 to system-2 and then from system-2 to system-1.

Table 17. Description bidirectional logic level-shifting application[1]

State	DIR CTRL	I/O-1	I/O-2	Description
1	Н	output	input	system-1 data to system-2
2	Н	Z	Z	system-2 is getting ready to send data to system-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on bus hold.
3	L	Z	Z	DIR bit is set LOW. I/O-1 and I/O-2 still are disabled. The bus-line state depends on bus hold.
4	L	input	output	system-2 data to system-1

<sup>[1]</sup> H = HIGH voltage level;

L = LOW voltage level;

Z = high-impedance OFF-state.

## 13.3 Power-up considerations

The device is designed such that no special power-up sequence is required other than GND being applied first.

Table 18. Typical total supply current  $(I_{CC(A)} + I_{CC(B)})$ 

V <sub>CC(A)</sub>	V <sub>CC(B)</sub>	V <sub>CC(B)</sub>									
	0 V	0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V				
0 V	0	0.1	0.1	0.1	0.1	0.1	0.1	μΑ			
0.8 V	0.1	0.1	0.1	0.1	0.1	0.7	2.3	μΑ			
1.2 V	0.1	0.1	0.1	0.1	0.1	0.3	1.4	μΑ			
1.5 V	0.1	0.1	0.1	0.1	0.1	0.1	0.9	μΑ			
1.8 V	0.1	0.1	0.1	0.1	0.1	0.1	0.5	μΑ			
2.5 V	0.1	0.7	0.3	0.1	0.1	0.1	0.1	μΑ			
3.3 V	0.1	2.3	1.4	0.9	0.5	0.1	0.1	μА			

#### 13.4 Enable times

The enable times for the 74AVCH1T45 are calculate from the following formulas:

- $t_{en}$  (DIR to A) =  $t_{dis}$  (DIR to B) +  $t_{pd}$  (B to A)
- $t_{en}$  (DIR to B) =  $t_{dis}$  (DIR to A) +  $t_{pd}$  (A to B)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the 74AVCH1T45 initially is transmitting from A to B, then the DIR bit is switched, the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

## 14. Package outline

## Plastic surface-mounted package; 6 leads

**SOT363** 




Fig 11. Package outline SOT363 (SC-88)

JEITA

SC-88

**JEDEC** 

SOT363

04-11-08

06-03-16




Fig 12. Package outline SOT886 (XSON6)




Fig 13. Package outline SOT1115 (XSON6)




Fig 14. Package outline SOT1202 (XSON6)

## 15. Abbreviations

#### Table 19. Abbreviations

Acronym	Description					
CDM	Charged Device Model					
CMOS	mplementary Metal Oxide Semiconductor					
DUT	evice Under Test					
ESD	ElectroStatic Discharge					
HBM	Human Body Model					
MM	Machine Model					

# 16. Revision history

#### Table 20. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
74AVCH1T45 v.5	20160106	Product data sheet	-	74AVCH1T45 v.4			
Modifications:	• <u>Table 16</u> : Labe	• Table 16: Labels for pins 4 and 5 corrected.					
74AVCH1T45 v.4	20120803	Product data sheet		74AVCH1T45 v.3			
Modifications:	Package outline drawing of SOT886 (Figure 12) modified.						
74AVCH1T45 v.3	20111027	Product data sheet	-	74AVCH1T45 v.2			
Modifications:	Added type nu	ımber 74AVCH1T45GN (SOT	1115/XSON6 package	).			
	<ul> <li>Added type nu</li> </ul>	umber 74AVCH1T45GS (SOT	1202/XSON6 package	).			
74AVCH1T45 v.2	20090505	Product data sheet	-	74AVCH1T45 v.1			
74AVCH1T45 v.1	20071025	Product data sheet	-	-			

## 17. Legal information

#### 17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

#### 17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74AVCH1T45

All information provided in this document is subject to legal disclaimers.

Nexperia 74AVCH1T45

#### Dual-supply voltage level translator/transceiver; 3-state

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

non-automotive qualified products in automotive equipment or applications.

Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 18. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com