

LOW-VOLTAGE 8:1 MULTIPLEXER/ DEMULTIPLEXER

FEATURES:

- · Functionally equivalent to QS3251
- 5Ω bi-directional switch connection between two ports
- · Isolation under power-off conditions
- · Over-voltage tolerant
- · Latch-up performance exceeds 100mA
- Vcc = 2.3V 3.6V, Normal Range
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- · Available in QSOP and TSSOP packages


DESCRIPTION:

The CBTLV3251 is a 1-of-8 high-speed multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The select input (S0, S1, S2) controls the data flow. The multiplexer/demultiplexer switches are disabled when the output-enable (\overline{OE}) input is high.

To ensure that the device is in high-impedance state during power up or power down, \overline{OE} should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTIONAL BLOCK DIAGRAM




INDUSTRIAL TEMPERATURE RANGE

MAY 2019




PIN CONFIGURATION



TOP VIEW

Package Type	Package Code	Order Code
TSSOP	PGG16	PGG
QSOP	PCG16	QG

SIMPLIFIED SCHEMATIC, EACH SWITCH



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
Vcc	SupplyVoltage Range	-0.5 to +4.6	V
Vı	Input Voltage Range	-0.5 to +4.6	V
	Continuous Channel Current	128	mA
lık	Input Clamp Current, VI/O < 0	-50	mA
Tstg	Storage Temperature	-65 to +150	°C

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

FUNCTION TABLE(1)

	Inputs			
ŌĒ	S2	S 1	S0	Function
L	L	L	L	A Port = B1 Port
L	L	L	Н	A Port = B2 Port
L	L	Н	L	A Port = B3 Port
L	L	Н	Н	A Port = B4 Port
L	Н	L	L	A Port = B5 Port
L	Н	L	Н	A Port = B6 Port
L	Н	Н	L	A Port = B7 Port
Ĺ	Н	Н	Н	A Port = B8 Port
Н	Х	Х	Х	Disconnect

NOTE:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care

OPERATING CHARACTERISTICS, TA = 25°C(1)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vcc	Supply Voltage		2.3	3.6	V
VIH	High-Level Control Input Voltage	Vcc = 2.3V to 2.7V	1.7	_	V
		Vcc = 2.7V to 3.6V	2	_	
VIL	Low-Level Control Input Voltage	Vcc = 2.3V to 2.7V	_	0.7	V
		Vcc = 2.7V to 3.6V	_	0.8	
TA	Operating Free-Air Temperature		-40	85	°C

NOTE:

1. All unused control inputs of the device must be held at Vcc or GND to ensure proper device operation.



74CBTLV3251 LOW-VOLTAGE8:1 MULTIPLEXER/DEMULTIPLEXER

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Conditions: $TA = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Test Condi	ions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vik	Control Inputs, Data Inputs	Vcc = 3V, II = -18mA		_	_	-1.2	V
lı .	Control Inputs	Vcc = 3.6V, VI = Vcc or GND		_	_	±1	μΑ
loz	Data I/O	Vcc = 3.6V, Vo = 0 or 3.6V, switch	n disabled	_	_	5	μΑ
loff		Vcc = 0, Vi or Vo = 0 to 3.6V		_	_	50	μΑ
Icc		Vcc = 3.6V, lo = 0, VI = Vcc or 6	Vcc = 3.6V, Io = 0, VI = Vcc or GND		_	10	μΑ
Δ ICC ⁽²⁾	Control Inputs	Vcc = 3.6V, one input at 3V, other inputs at Vcc or GND		_	_	300	μΑ
Сі	Control Inputs	VI = 3V or 0		_	4	_	pF
CIO(OFF)	A Port	$Vo = 3V \text{ or } 0, \overline{OE} = Vcc = 3.3V$		_	40.5	_	pF
	B Port				6	_	
	Vcc = 2.3V	VI = 0	Io = 64mA	_	5	8	
	Typ. at Vcc = 2.5V		Io = 24mA	_	5	8	
Ron ⁽³⁾		VI = 1.7V	Io = 15mA	_	27	40	Ω
		VI = 0	Io = 64mA	_	5	7	
	Vcc = 3V		Io = 24mA	_	5	7	1
		VI = 2.4V	Io = 15mA	_	10	15	

NOTES:

- 1. Typical values are at Vcc = 3.3V, +25°C ambient.
- 2. The increase in supply current is attributable to each current that is at the specified voltage level rather than Vcc or GND.
- 3. This is measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SWITCHING CHARACTERISTICS

		Vcc = 2.5V ± 0.2V		$Vcc = 3.3V \pm 0.3V$		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
t _{PD} ⁽¹⁾	Propagation Delay	_	0.15	_	0.25	ns
	A to B or B to A					
tsel	Select Time	1	4.8	1	4.5	ns
	S to A or B					
ten	Enable Time	1	4.8	1	4.5	ns
	S to B					
tois	Disable Time	1	5.1	1	5.3	ns
	S to B					
ten	Output Enable Time	1	5	1	4.8	ns
	OE to A or B					
tois	Output Disable Time	1	5.5	1	6	ns
	OE to A or B					

NOTE:


^{1.} The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance driven by an ideal voltage source (zero output impedance).

74CBTLV3251 LOW-VOLTAGE8:1 MULTIPLEXER/DEMULTIPLEXER

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	Vcc ⁽²⁾ =2.5V±0.2V	Unit
VLOAD	6	2 x Vcc	V
VIH	3	Vcc	V
VT	1.5	Vcc / 2	V
VLZ	300	150	mV
VHZ	300	150	mV
CL	50	30	pF



Test Circuits for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZouT of the Pulse Generator.

NOTES:


- 1. Pulse Generator for All Pulses: Rate \leq 10MHz; tr \leq 2.5ns; tr \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tr \leq 2ns; tr \leq 2.5ns.

SWITCH POSITION

Test	Switch
tplz/tpzl	Vload
tphz/tpzh	GND
tsel	Open
t _{PD}	Open




Propagation Delay



Enable and Disable Times



ORDERING INFORMATION



Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
	74CBTLV3251PGG	PGG16	TSSOP	I
	74CBTLV3251PGG8	PGG16	TSSOP	I
	74CBTLV3251QG	PCG16	QSOP	I
	74CBTLV3251QG8	PCG16	QSOP	ı

Datasheet Document History

12/18/2014 Pg. 5 Updated the ordering information by removing non RoHS part and adding Tape and Reel information.

05/10/2019 Pg. 2,5 Added table under pin configuration diagram with detailed package information and orderable part information table.

Updated the ordering information diagram in clearer detail.