Description


The 74FCT3807S is a low skew, single input to ten output, clock buffer. The 74FCT3807S has best in class additive phase Jitter of sub 50 fsec.

IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact us for all of your clocking needs.

Features


- Low additive phase jitter RMS: 50fs
- Low skew outputs (50ps)
- Packaged in 20-pin TSSOP, SSOP, QSOP and VFQFPN packages, Pb (lead) free
- Operating voltages of 1.8V to 3.3V
- Input/Output clock frequency up to 200 MHz
- Advanced, low power CMOS process
- Extended temperature range (-40°C to +105°C)


Block Diagram





Pin Assignments





20-pin TSSOP/SSOP/QSOP

Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description					
1	ICLK	Input	Clock input.					
2	GND	Power	Connect to ground.					
	_		· · ·					
3	Q0	Output	Clock output 0.					
4	VDD	Power	Connect to +1.8V, +2.5 V, or +3.3 V.					
5	Q1	Output	Clock output 1.					
6	GND	Power	Connect to ground.					
7	Q2	Output	Clock Output 2.					
8	VDD	Power	Connect to +1.8V, +2.5 V, or +3.3 V.					
9	Q3	Output	Clock Output 3.					
10	GND	Power	Connect to ground.					
11	Q4	Output	Clock Output 4.					
12	Q5	Output	Clock Output 5.					
13	GND	Power	Connect to ground.					
14	Q6	Output	Clock Output 6.					
15	VDD	Power	Connect to +1.8V, +2.5 V, or +3.3 V.					
16	Q7	Output	Clock Output 7.					
17	GND	Power	Connect to ground.					
18	Q8	Output	Clock Output 8.					
19	Q9	Output	Clock Output 9.					
20	VDD	Power	Connect to +1.8V, +2.5 V, or +3.3 V.					



External Components

A minimum number of external components are required for proper operation. A decoupling capacitor of $0.01\mu F$ should be connected between VDD pins and GND pins, as close to the device as possible. A 33Ω series terminating resistor may be used on each clock output if the trace is longer than 1 inch.

To achieve the low output skew that the 74FCT3807S is capable of, careful attention must be paid to board layout. Essentially, all ten outputs must have identical terminations, identical loads and identical trace geometries. If they do not, the output skew will be degraded. For example, using a 30Ω series termination on one output (with 33Ω on the others) will cause at least 15 ps of skew.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 74FCT3807S. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	3.465V
Outputs	-0.5 V to VDD+0.5 V
ICLK	3.465V
Ambient Operating Temperature (extended)	-40° to +105°C
Storage Temperature	-65° to +150°C
Junction Temperature	125°C
Soldering Temperature	260°C

Recommended Operation Conditions

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature (extended)	-40		+105	°C
Power Supply Voltage (measured in respect to GND)	+1.71		+3.465	V



DC Electrical Characteristics

(VDD = 1.8V, 2.5V, 3.3V)

VDD=1.8V ±5%, Ambient temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		1.71		1.89	V
Input High Voltage, ICLK	V _{IH}	Note 1	0.7xVDD		VDD	V
Input Low Voltage, ICLK	V _{IL}	Note 1			0.3xVDD	V
Output High Voltage	V _{OH}	I _{OH} = -10 mA	1.3			V
Output Low Voltage	V _{OL}	I _{OL} = 10 mA			0.35	V
Operating Supply Current	IDD	No load, 135 MHz		35		mA
Nominal Output Impedance	Z _O			17		Ω
Input Capacitance	C _{IN}	ICLK		5		pF

Notes: 1. Nominal switching threshold is VDD/2

VDD=2.5 V ±5%, Ambient temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		2.375		2.625	V
Input High Voltage, ICLK	V _{IH}	Note 1	0.7xVDD		VDD	V
Input Low Voltage, ICLK	V _{IL}	Note 1			0.3xVDD	V
Output High Voltage	V _{OH}	I _{OH} = -16 mA	1.8			V
Output Low Voltage	V _{OL}	I _{OL} = 16 mA			0.5	V
Operating Supply Current	IDD	No load, 135 MHz		45		mA
Nominal Output Impedance	Z _O			17		Ω
Input Capacitance	C _{IN}	ICLK		5		pF

VDD=3.3 V ±5%, Ambient temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.15		3.45	V
Input High Voltage, ICLK	V _{IH}	Note 1	0.7xVDD		VDD	V
Input Low Voltage, ICLK	V _{IL}	Note 1			0.3xVDD	V
Output High Voltage	V _{OH}	I _{OH} = -25 mA	2.2			V
Output Low Voltage	V _{OL}	I _{OL} = 25 mA			0.7	V
Operating Supply Current	IDD	No load, 135 MHz		55		mA
Nominal Output Impedance	Z _O			17		Ω
Input Capacitance	C _{IN}	ICLK		5		pF



AC Electrical Characteristics

(VDD = 1.8V, 2.5V, 3.3V)

VDD = 1.8V ±5%, Ambient Temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency			0		200	MHz
Output Rise Time	t _{OR}	0.36 to 1.44 V, C _L =5 pF		1.4	1.9	ns
Output Fall Time	t _{OF}	1.44 to 0.36 V, C _L =5 pF		1.4	1.9	ns
Propagation Delay		Note 1	1.5	2.5	4	ns
Buffer Additive Phase Jitter, RMS		125MHz, Integration Range: 12kHz-20MHz			0.05	ps
Output to Output Skew		Rising edges at VDD/2, Note 2		50	65	ps
Device to Device Skew		Rising edges at VDD/2			200	ps
Start-up Time	t _{START-UP}	Part start-up time for valid outputs after VDD ramp-up			2	ms

VDD = 2.5 V ±5%, Ambient Temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Symbol Conditions		Тур.	Max.	Units	
Input Frequency			0		200	MHz	
Output Rise Time	t _{OR}	0.5 to 2.0 V, C _L =5 pF		1.0	1.5	ns	
Output Fall Time	t _{OF}	2.0 to 0.5 V, C _L =5 pF		1.0	1.5	ns	
Propagation Delay		Note 1	1.8	2.5	4.5	ns	
Buffer Additive Phase Jitter, RMS		125MHz, Integration Range: 12kHz-20MHz			0.05	ps	
Output to Output Skew		Rising edges at VDD/2, Note 2		50	65	ps	
Device to Device Skew		Rising edges at VDD/2			200	ps	
Start-up Time	t _{START-UP}	Part start-up time for valid outputs after VDD ramp-up			2	ms	

VDD = 3.3 V ±5%, Ambient Temperature -40° to +105°C, unless stated otherwise


Parameter	Symbol	Symbol Conditions		Тур.	Max.	Units
Input Frequency			0		200	MHz
Output Rise Time	t _{OR}	0.66 to 2.64 V, C _L =5 pF		0.6	1.0	ns
Output Fall Time	t _{OF}	2.64 to 0.66 V, C _L =5 pF		0.6	1.0	ns
Propagation Delay		Note 1	1.5	2.5	4	ns
Buffer Additive Phase Jitter, RMS		125MHz, Integration Range: 12kHz-20MHz			0.05	ps
Output to Output Skew		Rising edges at VDD/2, Note 2		50	65	ps
Device to Device Skew		Rising edges at VDD/2			200	ps
Start-up Time	t _{START-UP}	Part start-up time for valid outputs after VDD ramp-up			2	ms

Notes


- With rail to rail input clock
- 2. Between any 2 outputs with equal loading.
- 3. Duty cycle on outputs will match incoming clock duty cycle. Consult IDT for tight duty cycle clock generators.



Test Load and Circuit



Marking Diagrams




Notes:

- 1. "LOT" denotes the lot number.
- 2. "XXX" denotes the lot number.
- 3. "YYWW" or "YWW" are the last digits of the year and week that the part was assembled.
- 4. "\$" denotes mark code.
- 5. "I" denotes extended temperature range device.
- 6. "AAA" denotes package code.




Package Outline and Package Dimensions (20-pin VFQFPN)







Package Outline and Package Dimensions, cont. (20-pin VFQFPN)








Package Outline and Package Dimensions (20-pin TSSOP)











06	05	04	03	02	REV	
ADDED PACKAGE CODE	ADD "GREEN" PGG NOMENCLATURE	ADDED TOPMARK TO TITLE	ADD 8 LD	ADD 14 & 16 LD	DESCRIPTION	REVISIONS
3/8/13	10/14/04	5/23/01	07/10/99	08/25/98	DATE	
RAC	J V		T. VU	T. VU	APPROVE	

DO NOT SCALE DRAWING

DRAWN 398 CHECKED

www.IDT.com



= 70

THIS OUTLINE CONFORMS TO VARIATION AA, AB-1, AB, AC,

JEDEC PUBLICATION 95 REGISTRATION MO-153, AD & AE

ALL DIMENSIONS ARE IN MILLIMETERS

Package Outline and Package Dimensions, cont. (20-pin TSSOP)

 \triangleright

- \triangleright ⋑
- \triangleright \triangleright \Rightarrow

LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT SECTION OF THE

THE FLAT

LEAD BETWEEN

THESE DIMENSIONS APPLY TO .10 AND .25 mm FROM THE I

ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994

DATUMS $\begin{bmatrix} -A- \end{bmatrix}$ AND $\begin{bmatrix} -B- \end{bmatrix}$ TO BE DETERMINED AT DATUM PLANE DIMENSION E TO BE DETERMINED AT SEATING PLANE

DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE -H-

DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER SIDE

DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .25 mm PER SIDE

detail of Pin 1 identifier is optional but must be located within the zone indicated

APPROVALS
DRAWN 5%
CHECKED 01/15/96 www.IDT.com PG/PGG PACKAGE OUTLINE (PG OR PA TOPMARK CODE) 4 mm BODY WIDTH TSSOP .65 Santa Clara, CA 95054 PHONE: (408) 727-6116 FAX: (408) 492-8674

DO NOT SCALE DRAWING

SHEET


						4,6	3	4,5				т		z	
	.10	.10	.25	.30		4.50		6.60	1.05	.15	1.20	MAX		ON	7020
3	_	_	.22	_	.65 BSC	4.40	6.40 BSC	6.50	1.00	-	_	NOM	AC	C VARIATION	,
	ı	-	.19	.19		4.30		6.40	.80	.05	ı	MIN		JEDEC	

ક્ર	05	04	03	02	REV	
ADDED PACKAGE CODE	ADD "GREEN" PGG NOMENCLATURE	ADDED TOPMARK TO TITLE	ADD 8 LD	ADD 14 & 16 LD	DESCRIPTION	REVISIONS
3/8/13	10/14/04	5/23/01	07/10/99	08/25/98	DATE	
RAC	TU VU		T. VU	T. WJ	APPROVED	

mm PITCH 06 8€



Package Outline and Package Dimensions, cont. (20-pin TSSOP)




LAND PATTERN DIMENSIONS


			CHECKED	DRAWN 58 01/15/96	APPROVALS	XXXX±	XXX	DECIMAL	TOLERANCES UNLESS SPECIFIED
				01/15/96	DATE		н-	ANGULAR	HED .
DO NO	င	SIZE	4.4		ᆵ	ş	4	M	
DO NOT SCALE DRAWING	PSC-4056	DRAWING No.	4.4 mm BODY WIDTH TSSOP .65 mm PITCH	(PG OR PA TOPMARK CODE	TITLE PG/PGG PACKAGE OUTLINE	www.IDT.com Fax: (4		Santa	2975 S
SHEET 3 OF 3	တ		.65 mm F	∄	_	FAX: (408) 492-8674	PHONE: (408) 727-6116	Santa Clara, CA 95054	2975 Stender Way
OF 3	06	REV	TCH H			574	-6116	5054	•


	REVISIONS		ı
REV	DESCRIPTION	DATE	
02	ADD 14 & 16 LD	86/55/80	
03	ADD 8 LD	07/10/99	
04	ADDED TOPMARK TO TITLE	5/23/01	
05	ADD "GREEN" PGG NOMENCLATURE	10/14/04	
90	ADDED PACKAGE CODE	3/8/13	





Package Outline and Package Dimensions (20-pin QSOP)











CK LEE	11/15/11	CHANGE RADIUS DIM	05	
UV UT	10/08/04	ADD "GREEN" PCG NOMENCLATURE	04	
S.SUE	12/15/99	CHANGE TO QSOP	03	
T. VU	08/15/95	ADD 28 LD	02	28047
T. VU	03/10/95	REDRAW TO JEDEC FORMAT	01	27495
APPROV	DATE	DESCRIPTION	REV	DCN
		REVISIONS		



Package Outline and Package Dimensions, cont. (20-pin QSOP)

<u>></u>

∞ \Rightarrow











NOTES:

ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982

DATUMS -A-DIMENSION E TO

AND -В-TO BE DETERMINED AT DATUM PLANE

井

DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE BE DETERMINED AT SEATING PLANE

DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND .010 FROM LEAD TIP

DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 PER SIDE


THE CHAMFER ON THE PACKAGE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE ZONE INDICATED LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .004 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT

ALL DIMENSIONS ARE IN INCHES

THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-137, VARIATION AB, AD, AE & AF. EXCEPTIONS: JEDEC DIMENSION A2 MAX IS .059

_						_		
.150	.230	.337	.055	.004	.061	MIN		JEDE
.155	.236	.342	.058	.006	.064	MON	ΑD	JEDEC VARIATION
.157	.244	.344	.061	.010	.068	MAX		ION
4,6	3	4,5	11			Е	- -0	z

20



.025 BSC	.010	.225	.142 .150	.274	MIN
BSC	.018	BSC	.150	.282	MAX

20

			CHECKED	DRAWN	APPROVALS DATE	XXXX±	DECIMAL ANGULAR XX± ±	TOLERANCES UNLESS SPECIFIED
DO NO	С	SIZE			III.	W		
DO NOT SCALE DRAWING	PSC-4040	DRAWING No.	.025" PITCH	.150" BODY WIDTH QSOP	PC/PCG PACKAGE OUTLINE	www.IDT.com FAX: (408		TW Sonta Clara CA o
SHEET 2 OF 2				P	Ħ	FAX: (408) 492-8674	PHONE: (408) 727-6116	nder Way
OF 2	05	REV				4	116	54

CK LEE J ≥ S.SUE .⊤ |≤

PATTERN DIMENSIONS

28047 DCN

02 REV

ADD

CHANGE TO QSOP
"GREEN" PCG NOMENCLATURE

10/08/04 11/15/11


08/15/95 12/15/99 DATE


DESCRIPTION ADD 28 LD


CHANGE RADIUS DIM





Package Outline and Package Dimensions (20-pin SSOP)












06	05	04	03	02
ADDED PACKAGE CODE	ADD "GREEN" PYG NOMENCLATURE	ADDED TOPMARK TO TITLE	ADD 14 & 16 LD	REDRAW TO JEDEC FORMAT
12/12/12	10/12/04	5/23/01	08/25/98	03/15/95
RC	TU VU	T. V∪	T. VU	T. ∀∪





Package Outline and Package Dimensions, cont. (20-pin SSOP)

9

∞

 \triangleright

6 5

A

 \triangleright

DATUMS

AND

-B-10

BE DETERMINED AT DATUM PLANE

-H-

ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994

DIMENSION E TO BE DETERMINED AT SEATING PLANE

DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE

DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED

GATE BURRS. .20 mm PER SIDE

<u>+</u>

DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .20 mm PER SIDE

LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .13 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED

THESE DIMENSIONS APPLY TO THE FLAT 10 AND .25 mm FROM THE LEAD TIP SECTION OF THE LEAD BETWEEN


THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-150, VARIATION AB, AC, AE, AG & AH ALL DIMENSIONS ARE IN MILLIMETERS

	5.20	7.65	7.07	1.68	.05	1.73	MZ		JEDE(
ر د	5.30	7.80	7.20	1.73	.13	1.86	MON	ΑE	JEDEC VARIATION	PY/PYG20
	5.38	7.90	7.33	1.78	.21	1.99	MAX		ION	G20
	4,6	3	4,5				ш		z	

	_	
C PSC-403		
SIZE DRAWING No.		
5.3 mm BODY WIDTH SS		CHECKED
(PY OR PV TOPMARK COI		DRAWN
TITLE PY/PYG PACKAGE OUTLINI	DATE	APPROVALS
www.IDT.com FAX:		XXXX±
PHOT	+ 100	
TM SAN	OFIED AR	
MIS 7009 8009 SILV		TOLERANCES



Package Outline and Package Dimensions, cont. (20-pin SSOP)



	_	_				
20	.65 E	.30	5.85	5.10	8.60	MN
0	BSC	.40	BSC	5.30	8.80	MAX

	HECKED	RAWN	APPROVALS	(XXX±	Ã	SPE
			DATE		# ANGULAR	Ë
SIZE DRAWING No.	5.3 mm BODY WIDTH SSOP .65 mm PITCH	PY OR PV TOPMARK CODE)	TITLE PY/PYG PACKAGE OUTLINE	www.IDT.com FAX: (408) 284-8591	PHONE: (408) 284-8200	6024 SILVERCREEK VALLEY RD TM SAN JOSE CA 95138
REV	PITCH			-8591	34-8200	S138

ct	RC	12/12/12	ADDED PACKAGE CODE	90	
·ro	JU	10/12/04	ADD "GREEN" PYG NOMENCLATURE	05	
nic	T. VU	5/23/01	ADDED TOPMARK TO TITLE	04	
۰ (T. VU	08/25/98	ADD 14 & 16 LD	03	
`or	T. VU	03/15/95	REDRAW TO JEDEC FORMAT	02	
no	T. VU	07/27/93	ADD 28 LD	01	
rati	T. VU	04/15/91	INITIAL RELEASE	00	
ion	APPROVED	DATE	DESCRIPTION	REV	



Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
74FCT3807SNDGI	see page 6	Tubes	20-pin VFQFPN	-40° to +105°C
74FCT3807SNDGI8		Tape and Reel	20-pin VFQFPN	-40° to +105°C
74FCT3807SPGGI		Tubes	20-pin TSSOP	-40° to +105°C
74FCT3807SPGGI8		Tape and Reel	20-pin TSSOP	-40° to +105°C
74FCT3807SQGI		Tubes	20-pin QSOP	-40° to +105°C
74FCT3807SQGI8		Tape and Reel	20-pin QSOP	-40° to +105°C
74FCT3807SPYGI		Tubes	20-pin SSOP	-40° to +105°C
74FCT3807SPYGI8		Tape and Reel	20-pin SSOP	-40° to +105°C

[&]quot;G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

Revision History

Rev.	Date	Originator	Description of Change
Α	03/18/15	B. Chandhoke	Initial release.

