8-bit shift register with input flip-flops Rev. 1 — 26 May 2014

Product data sheet

General description 1.

The 74HC597-Q100; 74HCT597-Q100 is an 8-bit shift register with input flip-flops. It consists of an 8-bit storage register feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and the shift register have positive edge-triggered clocks. The shift register also has direct load (from storage) and clear inputs. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features and benefits 2.

- Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from –40 °C to +85 °C and from –40 °C to +125 °C
- Complies with JEDEC standard JESD7A
- Input levels:
 - For 74HC597-Q100: CMOS level
 - For 74HCT597-Q100: TTL level
- 8-bit parallel storage register inputs
- Shift register has direct overriding load and clear
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options

Ordering information 3.


Table 1. **Ordering information**


Type number	Package			
	Temperature range	Name	Description	Version
74HC597D-Q100	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width	SOT109-1
74HCT597D-Q100			3.9 mm	
74HC597PW-Q100	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

nexperia

8-bit shift register with input flip-flops

4. Functional diagram






Product data sheet

Nexperia

74HC597-Q100; 74HCT597-Q100

8-bit shift register with input flip-flops




74HC_HCT597_Q100
Product data sheet

8-bit shift register with input flip-flops

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
GND	8	ground (0 V)
Q	9	serial data output
MR	10	asynchronous master reset input (active LOW)
SHCP	11	shift register clock input (LOW-to-HIGH, edge-triggered)
STCP	12	storage register clock input (LOW-to-HIGH, edge-triggered)
PL	13	parallel load input (active LOW)
DS	14	serial data input
D0, D1, D2, D3, D4, D5, D6, D7	15, 1, 2, 3, 4, 5, 6, 7	parallel data inputs
V _{CC}	16	supply voltage

8-bit shift register with input flip-flops


6. Functional description

Table 3.Function table[1]

Inputs				Function
STCP	SHCP	PL	MR	
\uparrow	Х	Х	X	data loaded to input latches
\uparrow	Х	L	Н	data loaded from inputs to shift register
no clock edge	Х	L	Н	data transferred from input flip-flops to shift register
Х	Х	L	L	invalid logic, state of shift register is indeterminate when signals removed
Х	Х	Н	L	shift register cleared
Х	1	Н	Н	shift register clocked Qn = Qn–1, Q0 = DS

[1] H = HIGH voltage level.

- L = LOW voltage level.
- X = don't care.
- \uparrow = positive-going transition.



8-bit shift register with input flip-flops

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7	V
I _{IK}	input clamping current	V_{l} < -0.5 V or V_{l} > V_{CC} + 0.5 V		-	±20	mA
I _{OK}	output clamping current	V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V		-	±20	mA
lo	output current	$V_{O} = -0.5 \text{ V to} (V_{CC} + 0.5 \text{ V})$		-	±25	mA
I _{CC}	supply current			-	+50	mA
I _{GND}	ground current			-50	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation		<u>[1]</u>	-	500	mW

For SO16: P_{tot} derates linearly with 8 mW/K above 70 °C.
 For TSSOP16 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC	597-Q10)	74HCT597-Q100			Unit
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

8-bit shift register with input flip-flops

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC59	7-Q100					1	1	1		-
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC} = 6.0 V$	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$		1	1	•	•	1		
	output voltage	$I_0 = -20 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_0 = -20 \ \mu A; \ V_{CC} = 4.5 \ V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_0 = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		I_{O} = -5.2 mA; V_{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$		1	1	•	•	1		
	output voltage	$I_0 = 20 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 20 \ \mu A; V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; \ V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		I_{O} = 4.0 mA; V_{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_1 = V_{CC} \text{ or GND};$ $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μA
I _{CC}	supply current	$V_1 = V_{CC}$ or GND; $I_0 = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	-	80.0	-	160.0	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT5	97-Q100			1	1	•	•	1		
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{он}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								1
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								1
	output voltage	I _O = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 4.0 \text{ mA}$	-	0.15	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_{I} = V_{CC} \text{ or GND};$ $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μA

74HC_HCT597_Q100

8-bit shift register with input flip-flops

Symbol	Parameter	Conditions	25 °C		–40 °C te	o +85 °C	–40 °C to +125 °C		Unit	
			Min	Тур	Max	Min	Max	Min	Max	
I _{CC}	supply current		-	-	8.0	-	80.0	-	160.0	μA
ΔI_{CC}	additional	$V_I = V_{CC} - 2.1 V$; other inputs	at V _{CC}	or GNI	D; V _{CC}	= 4.5 V to	5.5 V; I _O	= 0 A		
	supply current	per input pin; DS input	-	25	90	-	112.5	-	122.5	μA
		per input pin; Dn inputs	-	30	108	-	135	-	147	μA
		per input pin; PL, MR inputs	-	150	540	-	675	-	735	μA
		per input pin; STCP, SHCP inputs	-	150	540	-	675	-	735	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see <u>Figure 14</u>.

Symbol	Parameter	Conditions		25 °C		–40 °C	to +85 °C	–40 °C t	to +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	-
74HC597	7-Q100									
t _{pd}	propagation	SHCP to Q; see Figure 8	[1]							
	delay	V _{CC} = 2.0 V	-	55	175	-	220	-	265	ns
		V _{CC} = 4.5 V	-	20	35	-	44	-	53	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	17	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	16	30	-	37	-	45	ns
		MR to Q; see Figure 9	[1]							
		V _{CC} = 2.0 V	-	58	175	-	220	-	265	ns
		V _{CC} = 4.5 V	-	21	35	-	44	-	53	ns
		V _{CC} = 6.0 V	-	17	30	-	37	-	45	ns
		STCP to Q; see Figure 8	[1]							
		V _{CC} = 2.0 V	-	80	250	-	315	-	375	ns
		V _{CC} = 4.5 V	-	29	50	-	63	-	75	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	25	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	23	43	-	54	-	64	ns
		PL to Q; see Figure 10	[1]							
		V _{CC} = 2.0 V	-	69	215	-	270	-	325	ns
		V _{CC} = 4.5 V	-	25	43	-	54	-	65	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	21	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	20	37	-	46	-	55	ns

8-bit shift register with input flip-flops

Symbol	Parameter	Conditions		25 °C		–40 °C	to +85 °C	-40 °C t	o +125 °C	Unit			
			Min	Тур	Max	Min	Max	Min	Max	-			
t _t	transition	see Figure 10 [2]								1			
	time	V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns			
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns			
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns			
t _W	pulse width	STCP HIGH or LOW; see Figur	e 8			1		I	<u> </u>				
		V _{CC} = 2.0 V	80	11	-	100	-	120	-	ns			
		V _{CC} = 4.5 V	16	4	-	20	-	24	-	ns			
		V _{CC} = 6.0 V	14	3	-	17	-	20	-	ns			
		SHCP HIGH or LOW; see Figur	e 8			1		1	I				
		V _{CC} = 2.0 V	80	14	-	100	-	120	-	ns			
		V _{CC} = 4.5 V	16	5	-	20	-	24	-	ns			
		V _{CC} = 6.0 V	14	4	-	17	-	20	-	ns			
		MR LOW; see Figure 9				1		1	I				
		V _{CC} = 2.0 V	80	22	-	100	-	120	-	ns			
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns			
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns			
		PL LOW; see Figure 10											
		V _{CC} = 2.0 V	80	22	-	100	-	120	-	ns			
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns			
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns			
t _{rec}	recovery	MR to SHCP; see Figure 11				1							
	time	V _{CC} = 2.0 V	60	-3	-	75	-	90	-	ns			
		V _{CC} = 4.5 V	12	-1	-	15	-	18	-	ns			
		V _{CC} = 6.0 V	10	-1	-	13	-	15	-	ns			
t _{su}	set-up time	Dn to STCP; see Figure 12				1							
		V _{CC} = 2.0 V	60	8	-	75	-	90	-	ns			
		V _{CC} = 4.5 V	12	3	-	15	-	18	-	ns			
		V _{CC} = 6.0 V	10	2	-	13	-	15	-	ns			
		DS to SHCP; see Figure 12				1		1	I				
		V _{CC} = 2.0 V	60	11	-	75	-	90	-	ns			
		V _{CC} = 4.5 V	12	4	-	15	-	18	-	ns			
		V _{CC} = 6.0 V	10	3	-	13	-	15	-	ns			
		PL to SHCP; see Figure 13			-1		1	1					
		V _{CC} = 2.0 V	60	11	-	75	-	90	-	ns			
		V _{CC} = 4.5 V	12	4	-	15	-	18	-	ns			
		V _{CC} = 6.0 V	10	3	-	13	-	15	-	ns			

Table 7. Dynamic characteristics ... continued

8-bit shift register with input flip-flops

			25 °C			to +85 °C		o +125 °C	Uni
		Min	Тур	Max	Min	Max	Min	Max	-
hold time	Dn to STCP; see Figure 12								
	V _{CC} = 2.0 V	5	-3	-	5	-	5	-	ns
	V _{CC} = 4.5 V	5	-1	-	5	-	5	-	ns
	V _{CC} = 6.0 V	5	-1	-	5	-	5	-	ns
	PL, DS to SHCP; see Figure 12								
	V _{CC} = 2.0 V	5	-6	-	5	-	5	-	ns
	V _{CC} = 4.5 V	5	-2	-	5	-	5	-	ns
	V _{CC} = 6.0 V	5	-2	-	5	-	5	-	ns
maximum	SHCP; see Figure 8								
frequency	$V_{\rm CC} = 2.0 \text{ V}$	6.0	29	-	4.8	-	4.0	-	MH
		30	87	-	24	-	20	-	MH
	$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	96	-	-	-	-	-	MH:
	$V_{\rm CC} = 6.0 \text{ V}$	35	104	-	28	-	24	-	MH
power dissipation capacitance	$C_L = 50 \text{ pF}; \text{ f} = 1 \text{ MHz};$ [3] $V_I = \text{GND to } V_{CC}$	-	29	-	-	-	-	-	pF
-									
	SHCP to Q; see Figure 8 [1]								
delay		-	23	40	-	50	-	60	ns
		-	20	-	-	-	-	-	ns
		-	28	49	-	61	-	74	ns
		-	33	57	-	71	-	86	ns
		-	29	-	-	-	-	-	ns
		-	30	52	-	65	-	78	ns
		-	26	-	-	-	-	-	ns
transition									
time		-	7	15	-	19	-	22	ns
pulse width		e 8				_			_
			6	-	20	-	24	-	ns
			_		_				
			7	-	20	-	24	-	ns
		25	14	-	31	-	38	-	ns
					0.				
		20	10	-	25	-	30	-	ns
recoverv									
time		12	_2	-	15	_	18	_	ns
	maximum frequency power dissipation capacitance 7-Q100 propagation delay transition time pulse width	$V_{CC} = 2.0 V$ $V_{CC} = 4.5 V$ $V_{CC} = 6.0 V$ $PL, DS to SHCP; see Figure 12$ $V_{CC} = 2.0 V$ $V_{CC} = 4.5 V$ $V_{CC} = 6.0 V$ maximum frequency $SHCP; see Figure 8$ $V_{CC} = 2.0 V$ $V_{CC} = 4.5 V$ $V_{CC} = 4.5 V$ $V_{CC} = 5.0 V; C_{L} = 15 \text{ pF}$ $V_{CC} = 6.0 V$ power dissipation capacitance $V_{CC} = 5.0 V; C_{L} = 15 \text{ pF}$ $V_{CC} = 6.0 V$ $V_{CC} = 5.0 V; C_{L} = 15 \text{ pF}$ $V_{CC} = 5.0 V; C_{L} = 15 \text{ pF}$ $V_{CC} = 5.0 V; C_{L} = 15 \text{ pF}$ $V_{CC} = 5.0 V; C_{L} = 15 \text{ pF}$ $V_{CC} = 5.0 V; C_{L} = 15 \text{ pF}$ $MR \text{ to } Q; \text{ see Figure 8} [1]$ $V_{CC} = 4.5 V$ $V_{CC} = 5.0 V; C_{L} = 15 \text{ pF}$ $\overline{MR} \text{ to } Q; \text{ see Figure 8} [1]$ $V_{CC} = 4.5 V$ $V_{CC} = 5.0 V; C_{L} = 15 \text{ pF}$ $\overline{PL} \text{ to } Q; \text{ see Figure 10} [1]$ $V_{CC} = 4.5 V$ $V_{CC} = 5.0 V; C_{L} = 15 \text{ pF}$ $\overline{PL} \text{ to } Q; \text{ see Figure 10} [1]$ $V_{CC} = 4.5 V$ $W_{R} LOW; \text{ see Figure 9}$ $V_{CC} = 4.5 V$ $W_{R} LOW; \text{ see Figure 10}$ $V_{CC} = 4.5 V$ $V_{CC} = 4.5$	$\begin{tabular}{ c c c c c } \hline V_{CC} = 2.0 \ V & 5 \\ \hline V_{CC} = 4.5 \ V & 5 \\ \hline V_{CC} = 6.0 \ V & 5 \\ \hline \hline PL, DS to SHCP; see Figure 12 \\ \hline V_{CC} = 2.0 \ V & 5 \\ \hline \hline V_{CC} = 4.5 \ V & 5 \\ \hline V_{CC} = 6.0 \ V & 5 \\ \hline \hline V_{CC} = 6.0 \ V & 5 \\ \hline \hline V_{CC} = 4.5 \ V & 5 \\ \hline \hline V_{CC} = 2.0 \ V & 6.0 \\ \hline \hline V_{CC} = 2.0 \ V & 6.0 \\ \hline \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ PF & - \\ \hline \hline V_{CC} = 6.0 \ V & 35 \\ \hline \hline power & C_L = 50 \ PF; \ f = 1 \ MH2; \ 12 \\ \hline V_1 = GND \ to \ V_{CC} \\ \hline Propagation delay & \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ PF & - \\ \hline \hline MR \ to \ Q; see \ Figure 8 \ 11 \\ \hline \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ PF & - \\ \hline \hline MR \ to \ Q; see \ Figure 8 \ 11 \\ \hline \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ PF & - \\ \hline \hline FL \ to \ Q; see \ Figure 8 \ 11 \\ \hline \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ PF & - \\ \hline \hline FL \ to \ Q; see \ Figure 8 \ 11 \\ \hline \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ PF & - \\ \hline \hline FL \ to \ Q; see \ Figure 8 \ 12 \\ \hline \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 4.5 \ V & - \\ \hline \hline V_{CC} = 4.5 \ V & 16 \\ \hline \hline \ SHCP \ HIGH \ or \ LOW; see \ Figure 8 \\ \hline V_{CC} = 4.5 \ V & 16 \\ \hline \hline \ MR \ LOW; see \ Figure 9 \\ \hline V_{CC} = 4.5 \ V & 16 \\ \hline \hline \ MR \ LOW; see \ Figure 9 \\ \hline \hline V_{CC} = 4.5 \ V & 16 \\ \hline \hline \ MR \ LOW; see \ Figure 10 \\ \hline \hline V_{CC} = 4.5 \ V & 16 \\ \hline \hline \ MR \ LOW; see \ Figure 10 \\ \hline \hline V_{CC} = 4.5 \ V & 16 \\ \hline \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	$\begin{tabular}{ c c c c c } \hline V_{CC} = 2.0 \ V & 5 & -3 \\ \hline V_{CC} = 4.5 \ V & 5 & -1 \\ \hline V_{CC} = 6.0 \ V & 5 & -1 \\ \hline PL, DS to SHCP; see Figure 12 \\\hline \hline V_{CC} = 2.0 \ V & 5 & -2 \\\hline \hline V_{CC} = 4.5 \ V & 5 & -2 \\\hline \hline V_{CC} = 6.0 \ V & 5 & -2 \\\hline \hline V_{CC} = 6.0 \ V & 5 & -2 \\\hline \hline V_{CC} = 6.0 \ V & 5 & -2 \\\hline \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ PF & - & 96 \\\hline \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ PF & - & 96 \\\hline \hline V_{CC} = 6.0 \ V & 35 & 104 \\\hline power \\ dissipation \\capacitance \\\hline Propagation \\delay \\\hline \hline V_{CC} = 4.5 \ V & - & 23 \\\hline \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ PF & - & 20 \\\hline \hline MR \ to \ Q; see \ Figure 8 & 11 \\\hline \hline V_{CC} = 4.5 \ V & - & 23 \\\hline \hline V_{CC} = 4.5 \ V & - & 23 \\\hline \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ PF & - & 20 \\\hline \hline MR \ to \ Q; see \ Figure 8 & 11 \\\hline \hline V_{CC} = 4.5 \ V & - & 23 \\\hline \hline V_{CC} = 4.5 \ V & - & 33 \\\hline \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ PF & - & 29 \\\hline \hline PL \ to \ Q; see \ Figure 8 & 11 \\\hline \hline V_{CC} = 4.5 \ V & - & 33 \\\hline V_{CC} = 5.0 \ V; \ C_L = 15 \ PF & - & 29 \\\hline \hline PL \ to \ Q; see \ Figure 8 & 11 \\\hline \hline V_{CC} = 4.5 \ V & - & 33 \\\hline V_{CC} = 4.5 \ V & - & 30 \\\hline V_{CC} = 4.5 \ V & - & 30 \\\hline V_{CC} = 4.5 \ V & - & 7 \\\hline \ pulse \ width \\\hline STCP \ HIGH \ or \ LOW; see \ Figure 8 \\\hline V_{CC} = 4.5 \ V & 16 \ 6 \\\hline SHCP \ HIGH \ or \ LOW; see \ Figure 8 \\\hline V_{CC} = 4.5 \ V & 16 \ 7 \\\hline \hline MR \ LOW; see \ Figure 9 \\\hline V_{CC} = 4.5 \ V & 16 \ 7 \\\hline \hline MR \ LOW; see \ Figure 9 \\\hline \hline V_{CC} = 4.5 \ V & 25 \ 14 \\\hline \hline PL \ LOW; see \ Figure 9 \\\hline \hline V_{CC} = 4.5 \ V & 20 \ 10 \\\hline \hline recovery \\\hline \hline MR \ to \ SHCP; see \ Figure 11 \\\hline \hline \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	$\begin{tabular}{ c c c c c } \hline V_{CC} = 2.0 V & 5 & -3 & -1 \\ \hline V_{CC} = 4.5 V & 5 & -1 & -1 \\ \hline V_{CC} = 6.0 V & 5 & -1 & -1 \\ \hline PL, DS to SHCP; see Figure 12 \\ \hline V_{CC} = 2.0 V & 5 & -6 & -1 \\ \hline V_{CC} = 4.5 V & 5 & -2 & -1 \\ \hline V_{CC} = 6.0 V & 5 & -2 & -1 \\ \hline V_{CC} = 6.0 V & 5 & -2 & -1 \\ \hline V_{CC} = 6.0 V & 5 & -2 & -1 \\ \hline V_{CC} = 5.0 V; CL = 15 pF & -1 & 96 & -1 \\ \hline V_{CC} = 5.0 V; CL = 15 pF & -1 & 96 & -1 \\ \hline V_{CC} = 6.0 V & 35 & 104 & -1 \\ \hline V_{CC} = 6.0 V & 35 & 104 & -1 \\ \hline V_{CC} = 6.0 V & 35 & 104 & -1 \\ \hline V_{CC} = 6.0 V & 35 & 104 & -1 \\ \hline V_{CC} = 6.0 V & 35 & 104 & -1 \\ \hline V_{CC} = 6.0 V & 35 & 104 & -1 \\ \hline V_{CC} = 6.0 V & 35 & 104 & -1 \\ \hline V_{CC} = 6.0 V; CL = 15 pF & -1 & 29 & -1 \\ \hline V_{L} = GND to V_{CC} & -1 & 23 & 40 \\ \hline V_{CC} = 4.5 V & -1 & 23 & 40 \\ \hline V_{CC} = 4.5 V & -1 & 23 & 40 \\ \hline V_{CC} = 4.5 V & -1 & 28 & 49 \\ \hline STCP to Q; see Figure 8 & 11 \\ \hline V_{CC} = 4.5 V & -1 & 33 & 57 \\ \hline V_{CC} = 5.0 V; CL = 15 pF & -1 & 29 & -1 \\ \hline PL to Q; see Figure 9 & 11 \\ \hline V_{CC} = 4.5 V & -1 & 30 & 52 \\ \hline V_{CC} = 5.0 V; CL = 15 pF & -1 & 26 & -1 \\ \hline transition time & see Figure 8 & 12 \\ \hline V_{CC} = 4.5 V & -1 & 30 & 52 \\ \hline V_{CC} = 4.5 V & -7 & 15 \\ \hline pulse width & STCP HIGH or LOW; see Figure 8 \\ \hline V_{CC} = 4.5 V & 16 & 6 & -1 \\ \hline SHCP HIGH or LOW; see Figure 8 \\ \hline V_{CC} = 4.5 V & 16 & 7 & -1 \\ \hline RL LOW; see Figure 9 \\ \hline V_{CC} = 4.5 V & 25 & 14 & -1 \\ \hline PL LOW; see Figure 10 \\ \hline V_{CC} = 4.5 V & 20 & 10 & -1 \\ \hline recovery & MR to SHCP; see Figure 11 \\ \hline \ \ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	$\begin{tabular}{ c c c c c } \hline V_{CC} = 2.0 V & 5 & -3 & - & 5 \\ \hline V_{CC} = 4.5 V & 5 & -1 & - & 5 \\ \hline V_{CC} = 6.0 V & 5 & -1 & - & 5 \\ \hline PL, DS to SHCP; see Figure 12 \\ \hline V_{CC} = 2.0 V & 5 & -6 & - & 5 \\ \hline V_{CC} = 4.5 V & 5 & -2 & - & 5 \\ \hline V_{CC} = 6.0 V & 5 & -2 & - & 5 \\ \hline V_{CC} = 6.0 V & 5 & -2 & - & 5 \\ \hline V_{CC} = 6.0 V & 5 & -2 & - & 5 \\ \hline V_{CC} = 2.0 V & 6.0 & 29 & - & 4.8 \\ \hline V_{CC} = 2.0 V & 6.0 & 29 & - & 4.8 \\ \hline V_{CC} = 5.0 V; C_L = 15 pF & - & 96 & - & - \\ \hline V_{CC} = 6.0 V & 35 & 104 & - & 28 \\ \hline V_{CC} = 6.0 V & 35 & 104 & - & 28 \\ \hline V_{CC} = 6.0 V & 35 & 104 & - & 28 \\ \hline power & V_L = 6ND to V_{CC} & 35 & 104 & - & 28 \\ \hline power & V_L = 6ND to V_{CC} & 35 & 104 & - & 28 \\ \hline Porpagation & SHCP to Q; see Figure 8 & 11 \\ \hline V_{CC} = 4.5 V & - & 23 & 40 & - \\ \hline V_{CC} = 5.0 V; C_L = 15 pF & - & 20 & - & - \\ \hline MR to Q; see Figure 9 & 11 \\ \hline V_{CC} = 4.5 V & - & 28 & 49 & - \\ \hline STCP to Q; see Figure 8 & 11 \\ \hline V_{CC} = 4.5 V & - & 33 & 57 & - \\ \hline V_{CC} = 5.0 V; C_L = 15 pF & - & 29 & - & - \\ \hline PI to Q; see Figure 10 & 11 \\ \hline V_{CC} = 4.5 V & - & 30 & 52 & - \\ \hline PL to Q; see Figure 10 & 11 \\ \hline V_{CC} = 4.5 V & - & 30 & 52 & - \\ \hline PL to Q; see Figure 8 & 12 \\ \hline V_{CC} = 4.5 V & - & 7 & 15 & - \\ \hline pulse width & STCP HIGH or LOW; see Figure 8 \\ \hline V_{CC} = 4.5 V & 16 & 6 & - & 20 \\ \hline SHCP HIGH or LOW; see Figure 8 \\ \hline V_{CC} = 4.5 V & 16 & 7 & - & 20 \\ \hline MR LOW; see Figure 9 \\ \hline V_{CC} = 4.5 V & 16 & 7 & - & 20 \\ \hline HR LOW; see Figure 10 \\ \hline V_{CC} = 4.5 V & 25 & 14 & - & 31 \\ \hline PL LOW; see Figure 10 \\ \hline V_{CC} = 4.5 V & 20 & 10 & - & 25 \\ \hline recovery & MR to SHCP; see Figure 11 \\ \hline \end{array}$	$\begin{tabular}{ c c c c c c } \hline V_{CC} = 2.0 \ V & 5 & -3 & - & 5 & -\\ \hline V_{CC} = 4.5 \ V & 5 & -1 & - & 5 & -\\ \hline V_{CC} = 6.0 \ V & 5 & -1 & - & 5 & -\\ \hline \hline PL, DS to SHCP; see Figure 12 \\ \hline V_{CC} = 2.0 \ V & 5 & -6 & - & 5 & -\\ \hline V_{CC} = 4.5 \ V & 5 & -2 & - & 5 & -\\ \hline V_{CC} = 6.0 \ V & 5 & -2 & - & 5 & -\\ \hline V_{CC} = 6.0 \ V & 5 & -2 & - & 5 & -\\ \hline V_{CC} = 6.0 \ V & 5 & -2 & - & 5 & -\\ \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ pF & - & 96 & - & - & -\\ \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ pF & - & 96 & - & - & -\\ \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ pF & - & 96 & - & - & -\\ \hline V_{CC} = 6.0 \ V & 35 & 104 & - & 28 & -\\ \hline V_{CC} = 5.0 \ V; \ C_L = 15 \ pF & - & 29 & - & - & -\\ \hline V_{CC} = 6.0 \ V & - & 23 \ 40 \ - & 50 \ V_{CC} = 5.0 \ V; \ C_L = 15 \ pF \ - & 20 \ - & - & -\\ \hline \hline Propagation \ delay \ \hline V_{CC} = 4.5 \ V & - & 28 \ 49 \ - & 61 \ STCP \ to \ Q; \ see \ Figure 8 \ 11 \ V_{CC} = 4.5 \ V \ - & 28 \ 49 \ - & 61 \ STCP \ to \ Q; \ see \ Figure 9 \ 11 \ V_{CC} = 4.5 \ V \ - & 28 \ 49 \ - & 61 \ STCP \ to \ Q; \ see \ Figure 9 \ 11 \ V_{CC} = 4.5 \ V \ - & 28 \ 49 \ - & - \ - & -\\ \hline \hline PL \ to \ Q; \ see \ Figure 10 \ 11 \ V_{CC} = 4.5 \ V \ - & 28 \ 49 \ - & - \ - & -\\ \hline \hline Pl \ to \ Q; \ see \ Figure 8 \ 12 \ V_{CC} = 4.5 \ V \ - & 28 \ 49 \ - & - \ - & -\\ \hline \hline Pl \ to \ Q; \ see \ Figure 8 \ 12 \ V_{CC} = 4.5 \ V \ - & 28 \ 49 \ - & - \ - \ - & -\\ \hline \hline Pl \ to \ Q; \ see \ Figure 8 \ 12 \ V_{CC} = 4.5 \ V \ - & 28 \ - & - \ - \ - \ - \ - \ - \ - \ - \ -$	$\begin{tabular}{ c c c c c c } \hline V_{CC} = 2.0 \ V & 5 & -3 & - & 5 & - & 5 \\ \hline V_{CC} = 4.5 \ V & 5 & -1 & - & 5 & - & 5 \\ \hline V_{CC} = 6.0 \ V & 5 & -1 & - & 5 & - & 5 \\ \hline V_{CC} = 2.0 \ V & 5 & -2 & - & 5 & - & 5 \\ \hline V_{CC} = 4.5 \ V & 5 & -2 & - & 5 & - & 5 \\ \hline V_{CC} = 4.5 \ V & 5 & -2 & - & 5 & - & 5 \\ \hline V_{CC} = 6.0 \ V & 5 & -2 & - & 5 & - & 5 \\ \hline V_{CC} = 6.0 \ V & 5 & -2 & - & 5 & - & 5 \\ \hline V_{CC} = 5.0 \ V, \ C_1 = 15 \ PF & - & 96 & - & - & - & - & - \\ \hline V_{CC} = 5.0 \ V, \ C_1 = 15 \ PF & - & 96 & - & - & - & - & - \\ \hline V_{CC} = 6.0 \ V & 35 & 104 & - & 28 & - & 24 \\ \hline V_{CC} = 6.0 \ V & 35 & 104 & - & 28 & - & 24 \\ \hline V_{CC} = 6.0 \ V & 35 & 104 & - & 28 & - & 24 \\ \hline V_{CC} = 6.0 \ V & 35 & 104 & - & 28 & - & 24 \\ \hline V_{CC} = 6.0 \ V & 35 & 104 \ - & 28 & - & 24 \\ \hline V_{CC} = 6.0 \ V & - & 23 \ 40 \ - & 50 \ - & - & - & - & - \\ \hline V_{CC} = 5.0 \ V, \ C_L = 15 \ PF & - & 20 \ - & - & - & - & - \\ \hline \hline MR \ to \ Q; \ see \ Figure 9 \ 11 \ \hline V_{CC} = 4.5 \ V & - & 23 \ 40 \ - & 50 \ - & - & - & - \\ \hline \hline V_{CC} = 4.5 \ V \ - & 23 \ 40 \ - & 50 \ - & - & - & - \\ \hline \hline MR \ to \ Q; \ see \ Figure 9 \ 11 \ \hline V_{CC} = 4.5 \ V \ - & 23 \ 40 \ - & 50 \ - & - & - & - \\ \hline \hline Tansition \ to \ Q; \ see \ Figure 9 \ 11 \ \hline V_{CC} = 4.5 \ V \ - & 33 \ 57 \ - & 71 \ - & - & - & - \\ \hline \hline PL \ to \ Q; \ see \ Figure 9 \ 11 \ \hline V_{CC} = 4.5 \ V \ - & 330 \ 52 \ - & 65 \ - & - & - & - \\ \hline \hline Tansition \ time \ V_{CC} = 4.5 \ V \ - & 7 \ 15 \ - \ 19 \ - & - \\ \hline \hline Tansition \ time \ V_{CC} = 4.5 \ V \ 16 \ 6 \ - \ 20 \ - \ 24 \ - \\ \hline \hline Tansition \ TOP \ HIGH \ or \ LOW; \ see \ Figure 8 \ V_{CC} = 4.5 \ V \ 16 \ 7 \ - \ 20 \ - \ 20 \ - \ 24 \ - \\ \hline \hline TOP \ V_{CC} = 4.5 \ V \ 16 \ 7 \ - \ 20 \ - \ 20 \ - \ 24 \ - \\ \hline \hline TOP \ V_{CC} = 4.5 \ V \ 16 \ 7 \ - \ 20 \ - \ 20 \ - \ 24 \ - \\ \hline \hline TOP \ V_{CC} = 4.5 \ V \ 16 \ 7 \ - \ 20 \ - \ 20 \ - \ 24 \ - \\ \hline \hline TOP \ V_{CC} = 4.5 \ V \ 16 \ 7 \ - \ 20 \ - \ \ V_{CC} = 4.5 \ V \ 16 \ 7 \ - \ \ 20 \ - \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	$ \begin{array}{ $

Table 7. Dynamic characteristics ... continued

Product data sheet

8-bit shift register with input flip-flops

Symbol	Parameter	Conditions		25 °C		_40 °C	to +85 °C	–40 °C t	o +125 °C	Unit		
			Min	Тур	Max	Min	Max	Min	Max			
t _{su}	set-up time	Dn to STCP; see Figure 12										
		V _{CC} = 4.5 V	12	5	-	15	-	18	-	ns		
		DS to SHCP; see Figure 12										
		V _{CC} = 4.5 V	12	2	-	15	-	18	-	ns		
		PL to SHCP; see Figure 13										
		V _{CC} = 4.5 V	12	4	-	15	-	18	-	ns		
t _h	hold time	Dn to STCP; see Figure 12							1			
		V _{CC} = 4.5 V	5	-1	-	5	-	5	-	ns		
		PL, DS to SHCP; see Figure 12										
		V _{CC} = 4.5 V	5	-2	-	5	-	5	-	ns		
f _{max}	maximum	SHCP; see Figure 8										
	frequency	V _{CC} = 4.5 V	30	75	-	24	-	20	-	MHz		
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	83	-	-	-	-	-	MHz		
C _{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}; f = 1 \text{ MHz};$ [3] V _I = GND to V _{CC} - 1.5 V	-	32	-	-	-	-	-	pF		

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see Figure 14.

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

[2] t_t is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $\mathsf{P}_{\mathsf{D}} = \mathsf{C}_{\mathsf{P}\mathsf{D}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_i \times \mathsf{N} + \sum (\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_o) \text{ where:}$

 $f_i = input frequency in MHz;$

 f_o = output frequency in MHz;

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

8-bit shift register with input flip-flops

11. Waveforms






Fig 8. Shift clock and storage clock inputs to output, propagation delays, pulse widths and maximum clock frequency







Nexperia

74HC597-Q100; 74HCT597-Q100

8-bit shift register with input flip-flops





Nexperia

74HC597-Q100; 74HCT597-Q100

8-bit shift register with input flip-flops

Table 8. Measurement points										
Туре	Input		Output							
	V _M	VI	V _M							
74HC597-Q100	$0.5 imes V_{CC}$	GND to V _{CC}	$0.5 \times V_{CC}$							
74HCT597-Q100	1.3 V	GND to 3 V	1.3 V							




Table 9. Test data

Туре	Input		Load		S1 position		
	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}
74HC597-Q100	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}
74HCT597-Q100	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}

8-bit shift register with input flip-flops

12. Package outline




Fig 15. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.

74HC_HCT597_Q100

8-bit shift register with input flip-flops




Fig 16. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

74HC_HCT597_Q100

8-bit shift register with input flip-flops

13. Abbreviations

Table 10. Abbreviations				
Acronym	Description			
CMOS	Complementary Metal Oxide Semiconductor			
DUT	Device Under Test			
ESD	ElectroStatic Discharge			
НВМ	Human Body Model			
MIL	Military			
MM	Machine Model			
TTL	Transistor-Transistor Logic			

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT597_Q100 v.1	20140526	Product data sheet	-	-

8-bit shift register with input flip-flops

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any

representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and

customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been gualified for use in automotive

applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia

products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

8-bit shift register with input flip-flops

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com