Dual D-type flip-flop with set and reset; positive edge-triggerRev. 7 — 13 September 2021Product data sheet

1. General description

The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual data (nD), clock (nCP), set (nSD) and reset (nRD) inputs, and complementary nQ and nQ outputs. Data at the nD-input, that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition, is stored in the flip-flop and appears at the nQ output. Schmitt-trigger action in the clock input, makes the circuit highly tolerant to slower clock rise and fall times. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

2. Features and benefits

- Wide supply voltage range from 2.0 to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Input levels:
 - For 74HC74: CMOS level
 - For 74HCT74: TTL level
- Symmetrical output impedance
- High noise immunity
- Balanced propagation delays
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Complies with JEDEC standards:
 - JESD8C (2.7 V to 3.6 V)
 - JESD7A (2.0 V to 6.0 V)
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
 - Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C


3. Ordering information

Table 1. Ordering information


Type number	Package							
	Temperature range	Name	Description	Version				
74HC74D	-40 °C to +125 °C	SO14	plastic small outline package; 14 leads;	SOT108-1				
74HCT74D			body width 3.9 mm					
74HC74PW	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads;	SOT402-1				
74HCT74PW			body width 4.4 mm					
74HC74BQ	-40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced	SOT762-1				
74HCT74BQ			very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm					

ne<mark>x</mark>peria

4. Functional diagram



5. Pinning information



5.1. Pinning



Symbol	Pin	Description		
1RD	1	asynchronous reset-direct input (active LOW)		
1D	2	data input		
1CP	3	clock input (LOW-to-HIGH, edge-triggered)		
1 S D	4	asynchronous set-direct input (active LOW)		
1Q	5	output		
1 <u>Q</u>	6	complement output		
GND	7	ground (0 V)		
2 Q	8	complement output		
2Q	9	output		
2 S D	10	asynchronous set-direct input (active LOW)		
2CP	11	clock input (LOW-to-HIGH, edge-triggered)		
2D	12	data input		
2RD	13	asynchronous reset-direct input (active LOW)		
V _{CC}	14	supply voltage		

6. Functional description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care.

Input		Output			
n S D	nRD	nCP	nD	nQ	nQ
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	Н	Н

Table 4. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care;

 \uparrow = LOW-to-HIGH transition; Q_{n+1} = state after the next LOW-to-HIGH CP transition.

Input		Output			
nSD	nRD	nCP	nD	nQ _{n+1}	nQ _{n+1}
Н	Н	1	L	L	Н
Н	Н	1	Н	Н	L

7. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	-	±20	mA
I _{OK}	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	-	±20	mA
I _O	output current	V_{O} = -0.5 V to (V _{CC} + 0.5 V)	-	±25	mA
I _{CC}	supply current		-	+100	mA
I _{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	[1]	-	500	mW

[1] For SOT108-1 (SO14) package: P_{tot} derates linearly with 10.1 mW/K above 100 $^\circ C.$

For SOT402-1 (TSSOP14) package: P_{tot} derates linearly with 7.3 mW/K above 81 °C. For SOT762-1 (DHVQFN14) package: P_{tot} derates linearly with 9.6 mW/K above 98 °C.

8. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions		74HC74		74HC74 74HCT74			1	Unit
			Min	Тур	Max	Min	Тур	Max	_	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V	
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V	
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V	
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C	
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V	
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V	
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V	

9. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T _{amb} :	T _{amb} = -40 °C to +85 °C			T _{amb} = -40 °C to +125 °C		
			Min	Тур [1]	Мах	Min	Max		
74HC74			I						
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	V	
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	V	
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	V	
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	V	
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	V	
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	V	
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}							
		I_0 = -4.0 mA; V_{CC} = 4.5 V	3.84	4.32	-	3.7	-	V	
		I _O = -5.2 mA; V _{CC} = 6.0 V	5.34	5.81	-	5.2	-	V	
V _{OL}	LOW-level	V _I = V _{IH} or V _{IL}							
	output voltage	I _O = 4.0 mA; V _{CC} = 4.5 V	-	0.15	0.33	-	0.4	V	
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.16	0.33	-	0.4	V	
l _l	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±1.0	-	±1.0	μA	
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	40	-	80	μA	
CI	input capacitance		-	3.5	-	-	-	pF	
74HCT7	4								
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	V	
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	V	

74HC_HCT74

Symbol	Parameter	Conditions	T _{amb} :	T _{amb} = -40 °C to +85 °C			T _{amb} = -40 °C to +125 °C		
			Min	Typ [1]	Max	Min	Max		
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$							
	output voltage	I _O = -4 mA	3.84	4.32	-	3.7	-	V	
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$							
	output voltage	I _O = 4.0 mA	-	0.15	0.33	-	0.4	V	
l _l	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±1.0	-	±1.0	μA	
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	40	-	80	μA	
ΔI _{CC}	additional supply current	$V_I = V_{CC} - 2.1 V;$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 V$ to 5.5 V; $I_0 = 0 A$							
		per input pin; nD, nRD inputs	-	70	315	-	343	μA	
		per input pin; nSD, nCP input	-	80	360	-	392	μA	
CI	input capacitance		-	3.5	-	-	-	pF	

Dual D-type flip-flop with set and reset; positive edge-trigger

[1] All typical values are measured at T_{amb} = 25 °C.

10. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit see Fig. 9.

Symbol	Parameter	Conditions	T _{amb} = -40 °C to +85 °C				= -40 °C I25 °C	Unit
			Min	Тур [1]	Мах	Min	Max	
74HC74								
t _{pd}	propagation	nCP to nQ, n \overline{Q} ; see <u>Fig. 7</u> [2]						
	delay	V _{CC} = 2.0 V	-	47	220	-	265	ns
		V _{CC} = 4.5 V	-	17	44	-	53	ns
		V _{CC} = 5 V; C _L = 15 pF	-	14	-	-	-	ns
		V _{CC} = 6.0 V	-	14	37	-	45	ns
		$n\overline{S}D$ to nQ , $n\overline{Q}$; see <u>Fig. 8</u> [2]						
		V _{CC} = 2.0 V	-	50	250	-	300	ns
		V _{CC} = 4.5 V	-	18	50	-	60	ns
		V _{CC} = 5 V; C _L = 15 pF	-	15	-	-	-	ns
		V _{CC} = 6.0 V	-	14	43	-	51	ns
		$n\overline{R}D$ to nQ , $n\overline{Q}$; see <u>Fig. 8</u> [2]						
		V _{CC} = 2.0 V	-	52	250	-	300	ns
		V _{CC} = 4.5 V	-	19	50	-	60	ns
		V _{CC} = 5 V; C _L = 15 pF	-	16	-	-	-	ns
		V _{CC} = 6.0 V	-	15	43	-	51	ns
t _t	transition time	nQ, nQ; see <u>Fig. 7</u> [3]						1
		V _{CC} = 2.0 V	-	19	95	-	110	ns
		$V_{CC} = 4.5 V$	-	7	19	-	22	ns
		V _{CC} = 6.0 V	-	6	16	-	19	ns

74HC_HCT74

© Nexperia B.V. 2021. All rights reserved

Dual D-type flip-flop with set and reset; positive edge-trigger

Symbol	Parameter	Conditions		= -40 °C to ·	+85 °C	T _{amb} = -40 °C to +125 °C		Unit
			Min	Typ [1]	Max	Min	Max	-
t _W	pulse width	nCP HIGH or LOW; see Fig. 7						
		V _{CC} = 2.0 V	100	19	-	120	-	ns
		V _{CC} = 4.5 V	20	7	-	24	-	ns
		V _{CC} = 6.0 V	17	6	-	20	-	ns
		nSD, nRD LOW; see <u>Fig. 8</u>						-
		V _{CC} = 2.0 V	100	19	-	120	-	ns
		V _{CC} = 4.5 V	20	7	-	24	-	ns
		V _{CC} = 6.0 V	17	6	-	20	-	ns
t _{rec}	recovery time	nSD, nRD; see <u>Fig. 8</u>						-
		V _{CC} = 2.0 V	40	3	-	45	-	ns
		V _{CC} = 4.5 V	8	1	-	9	-	ns
		V _{CC} = 6.0 V	7	1	-	8	-	ns
t _{su}	set-up time	nD to nCP; see <u>Fig. 7</u>						
		V _{CC} = 2.0 V	75	6	-	90	-	ns
		V _{CC} = 4.5 V	15	2	-	18	-	ns
		V _{CC} = 6.0 V	13	2	_	15	-	ns
t _h	hold time	nD to nCP; see <u>Fig. 7</u>						
		V _{CC} = 2.0 V	3	-6	_	3	-	ns
		$V_{CC} = 4.5 V$	3	-2	-	3	-	ns
		V _{CC} = 6.0 V	3	-2	-	3	-	ns
f _{max}	maximum	nCP; see Fig. 7						
	frequency	V _{CC} = 2.0 V	4.8	23	-	4.0	-	MHz
		V _{CC} = 4.5 V	24	69	-	20	-	MHz
		V _{CC} = 5 V; C _L = 15 pF	-	76	-	-	-	MHz
		V _{CC} = 6.0 V	28	82	-	24	-	MHz
C _{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}; f = 1 \text{ MHz};$ [4] V ₁ = GND to V _{CC}	-	24	-	-	-	pF
74HCT7	4							
t _{pd}	propagation	nCP to nQ, n \overline{Q} ; see Fig. 7 [2]						
P.	delay	V _{CC} = 4.5 V	-	18	44	-	53	ns
		$V_{CC} = 5 V; C_L = 15 pF$	-	15	-	-	-	ns
		$n\overline{SD}$ to nQ , $n\overline{Q}$; see Fig. 8 [2]						+
		V _{CC} = 4.5 V	-	23	50	-	60	ns
		$V_{CC} = 5 V; C_L = 15 pF$	-	18	-	-	-	ns
		$n\overline{R}D$ to nQ , $n\overline{Q}$; see Fig. 8 [2]						+
		$V_{CC} = 4.5 V$	-	24	50	-	60	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	_	18	-	_	_	ns

Dual D-type flip-flop with set and reset; positive edge-trigger

Symbol	Parameter	Conditions	T _{amb} = -40 °C to +85 °C			T _{amb} = -40 °C to +125 °C		Unit
		-	Min	Тур [1]	Мах	Min	Max	
t _t	transition time	nQ, nQ; see <u>Fig. 7</u> [3]						
		V _{CC} = 4.5 V	-	7	19	-	22	ns
t _W	pulse width	nCP HIGH or LOW; see Fig. 7						
		V _{CC} = 4.5 V	23	9	-	27	-	ns
		nSD, nRD LOW; see <u>Fig. 8</u>						
		V _{CC} = 4.5 V	20	9	-	24	-	ns
t _{rec}	recovery time	nSD, nRD; see <u>Fig. 8</u>						
		V _{CC} = 4.5 V	8	1	-	9	-	ns
t _{su}	set-up time	nD to nCP; see <u>Fig. 7</u>						
		V _{CC} = 4.5 V	15	5	-	18	-	ns
t _h	hold time	nD to nCP; see <u>Fig. 7</u>						
		V _{CC} = 4.5 V	3	-3	-	3	-	ns
f _{max}	maximum	nCP; see <u>Fig. 7</u>						
	frequency	V _{CC} = 4.5 V	22	54	-	18	-	MHz
		V _{CC} = 5 V; C _L = 15 pF	-	59	-	-	-	MHz
C _{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}; \text{ f} = 1 \text{ MHz};$ [4] V _I = GND to V _{CC} - 1.5 V	-	29	-	-	-	pF

[1] All typical values are measured at T_{amb} = 25 °C.

 t_{pd} is the same as t_{PLH} and t_{PHL} . [2]

[3] t_t is the same as t_{THL} and t_{TLH} . [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W). $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;


 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$

8/17



10.1. Waveforms and test circuit

74HC_HCT74



Dual D-type flip-flop with set and reset; positive edge-trigger

Fig. 8. The set (nSD) and reset (nRD) input to output (nQ,nQ) propagation delays, set and reset pulse widths and the nSD, nRD to nCP recovery time

Table 9. Measurement points

Туре	Input	Output
	V _M	V _M
74HC74	0.5V _{CC}	0.5V _{CC}
74HCT74	1.3 V	1.3 V

Dual D-type flip-flop with set and reset; positive edge-trigger




Table 10. Test data

Туре	Input		Load		Test
	VI	t _r , t _f	CL	RL	
74HC74	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	t _{PLH} , t _{PHL}
74HCT74	3 V	6 ns	15 pF, 50 pF	1 kΩ	t _{PLH} , t _{PHL}

11. Package outline




Fig. 10. Package outline SOT108-1 (SO14)

Dual D-type flip-flop with set and reset; positive edge-trigger




Fig. 11. Package outline SOT402-1 (TSSOP14)

⁷⁴HC_HCT74

Dual D-type flip-flop with set and reset; positive edge-trigger




Fig. 12. Package outline SOT762-1 (DHVQFN14)

12. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

13. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74HC_HCT74 v.7	20210913	Product data sheet	-	74HC_HCT74 v.6		
Modifications:	••	 Type numbers 74HC74DB and 74HCTDB (SOT337-1/SSOP14) removed. <u>Section 2</u>updated. 				
74HC_HCT74 v.6	20200421	Product data sheet	-	74HC_HCT74 v.5		
Modifications:	guidelines of Legal texts <u>Fig. 6</u> : Pin of	 guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. 				
74HC_HCT74 v.5	20151203	Product data sheet	-	74HC_HCT74 v.4		
Modifications:	Type number	• Type numbers 74HC74N and 74HCT74N (SOT27-1) removed.				
74HC_HCT74 v.4	20120827	Product data sheet	-	74HC_HCT74 v.3		
Modifications:	guidelines o	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. 				
74HC_HCT74 v.3	20030710	Product data sheet	-	74HC_HCT74_CNV v.2		
74HC_HCT74_CNV v.2	19980223	Product specification	-	-		
		1				

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.