Product data sheet

### **1. General description**

The 74LV164-Q100 is a low-voltage, Si-gate CMOS device and is pin and function compatible with the 74HC164-Q100 and 74HCT164-Q100.

The 74LV164-Q100 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (DSA or DSB). Either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH.

Data shifts one place to the right on each LOW-to-HIGH transition of the clock input (CP). It enters Q0, which is the logical AND-function of the two data inputs (DSA and DSB). Data inputs DSA and DSB, existed one set-up time prior to the rising clock edge.

A LOW on the master reset input (MR) overrides all other inputs and clears the register asynchronously, forcing all outputs LOW.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

### 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - ♦ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide operating voltage: 1.0 V to 5.5 V
- Optimized for low-voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between V<sub>CC</sub> = 2.7 V and V<sub>CC</sub> = 3.6 V
- Typical output ground bounce < 0.8 V at V<sub>CC</sub> = 3.3 V and T<sub>amb</sub> = 25 °C
- Typical HIGH-level output voltage (V<sub>OH</sub>) undershoot: > 2 V at V<sub>CC</sub> = 3.3 V and T<sub>amb</sub> = 25 °C
- Gated serial data inputs
- Asynchronous master reset
- ESD protection:
  - MIL-STD-883, method 3015 exceeds 2000 V
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)


# nexperia


8-bit serial-in/parallel-out shift register

## 3. Ordering information

Table 1. Orderin	Table 1. Ordering information										
Type number	Package										
	Temperature range	Name	Description	Version							
74LV164D-Q100	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1							
74LV164PW-Q100	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1							
74LV164BQ-Q100	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm	SOT762-1							

# 4. Functional diagram






74LV164\_Q100 Product data sheet

© Nexperia B.V. 2017. All rights reserved

8-bit serial-in/parallel-out shift register

# 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

#### Table 2. Pin description

Symbol	Pin	Description
DSA	1	data input SA
DSB	2	data input SB
Q0	3	output 0
Q1	4	output 1
Q2	5	output 2
Q3	6	output 3
GND	7	ground (0 V)
СР	8	clock input (edge triggered LOW-to-HIGH)
MR	9	master reset input (active LOW)
Q4	10	output 4
Q5	11	output 5
Q6	12	output 6
Q7	13	output 7
V <sub>CC</sub>	14	supply voltage

#### 8-bit serial-in/parallel-out shift register

# 6. Functional description

#### Table 3.Function table<sup>[1]</sup>

Operating mode	Input					Output		
	MR	СР	DSA	DSB	Q0	Q1 to Q7		
Reset (clear)	L	Х	Х	Х	L	L to L		
Shift	Н	1	I	I	L	q0 to q6		
	Н	1	I	h	L	q0 to q6		
	Н	↑	h	I	L	q0 to q6		
	Н	$\uparrow$	h	h	Н	q0 to q6		

[1] H = HIGH voltage level;

L = LOW voltage level;

 $\uparrow$  = LOW-to-HIGH clock transition;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition;

q = lower case letter indicates the state of referenced input one set-up time prior to the LOW-to-HIGH CP transition.

## 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_{I}$ < -0.5 V or $V_{I}$ > $V_{CC}$ + 0.5 V		-	±20	mA
Ι <sub>ΟΚ</sub>	output clamping current	$V_{O}$ < -0.5 V or $V_{O}$ > $V_{CC}$ + 0.5 V		-	±50	mA
Ι <sub>Ο</sub>	output current	output source or sink current, $V_O = 0.5 V$ to ( $V_{CC} + 0.5 V$ )	<u>[1]</u>	-	±25	mA
I <sub>CC</sub>	supply current			-	±50	mA
I <sub>GND</sub>	ground current			-	±50	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

SO14 package: P<sub>tot</sub> derates linearly with 8 mW/K above 70 °C.
 TSSOP14 package: P<sub>tot</sub> derates linearly with 5.5 mW/K above 60 °C.
 DHVQFN14 package: P<sub>tot</sub> derates linearly with 4.5 mW/K above 60 °C.

#### 8-bit serial-in/parallel-out shift register

# 8. Recommended operating conditions

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		<u>[1]</u>	1.0	3.3	5.5	V
VI	input voltage			0	-	V <sub>CC</sub>	V
Vo	output voltage			0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature	in free air		-40	-	+125	°C
t <sub>r</sub>	rise time	input					
		V <sub>CC</sub> = 1.0 V to 2.0 V		-	-	500	ns/V
		$V_{CC}$ = 2.0 V to 2.7 V		-	-	200	ns/V
		V <sub>CC</sub> = 2.7 V to 3.6 V		-	-	100	ns/V
		$V_{CC}$ = 3.6 V to 5.5 V		-	-	50	ns/V
t <sub>f</sub>	fall time	input					
		V <sub>CC</sub> = 1.0 V to 2.0 V		-	-	500	ns/V
		$V_{CC}$ = 2.0 V to 2.7 V		-	-	200	ns/V
		$V_{CC}$ = 2.7 V to 3.6 V		-	-	100	ns/V
		$V_{CC} = 3.6 \text{ V to } 5.5 \text{ V}$		-	-	50	ns/V

#### Table 5. Recommended operating conditions

[1] The static characteristics are guaranteed from  $V_{CC}$  = 1.2 V to  $V_{CC}$  = 5.5 V. LV devices are guaranteed to function down to  $V_{CC}$  = 1.0 V (with input levels GND or  $V_{CC}$ ).

## 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Parameter	Conditions	Min	Тур	Max	Unit
40 °C to +85 °C <u>[1]</u>			1		1
HIGH-level input voltage	V <sub>CC</sub> = 1.2 V	0.9	-	-	V
	V <sub>CC</sub> = 2.0 V	1.4	-	-	V
	V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	V
	V <sub>CC</sub> = 4.5 V to 5.5 V	$0.7\times V_{CC}$	-	-	V
LOW-level input voltage	V <sub>CC</sub> = 1.2 V	-	-	0.3	V
	V <sub>CC</sub> = 2.0 V	-	-	0.6	V
	V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	V
	$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	-	-	$0.3\times V_{CC}$	V
HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
	$I_{O} = -100 \ \mu A; \ V_{CC} = 1.2 \ V$	-	1.2	-	V
	$I_{O} = -100 \ \mu A; \ V_{CC} = 2.0 \ V$	1.8	2.0	-	V
	$I_{O} = -100 \ \mu A; \ V_{CC} = 2.7 \ V$	2.5	2.7	-	V
	$I_{O} = -100 \ \mu A; \ V_{CC} = 3.0 \ V$	2.8	3.0	-	V
	$I_{O} = -6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	2.82	-	V
	$I_{O} = -100 \ \mu A; \ V_{CC} = 4.5 \ V$	4.3	4.5	-	V
	$I_{O} = -12 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.6	4.2	-	V
	HIGH-level input voltage	$\begin{array}{l} \mbox{HIGH-level input voltage} & V_{CC} = 1.2 \ V \\ \hline V_{CC} = 2.0 \ V \\ \hline V_{CC} = 2.7 \ V \ to \ 3.6 \ V \\ \hline V_{CC} = 4.5 \ V \ to \ 5.5 \ V \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	$\begin{array}{l} \mbox{HIGH-level input voltage} & V_{CC} = 1.2 \ V & 0.9 \\ \hline V_{CC} = 2.0 \ V & 1.4 \\ \hline V_{CC} = 2.7 \ V \ to \ 3.6 \ V & 2.0 \\ \hline V_{CC} = 4.5 \ V \ to \ 5.5 \ V & 0.7 \times V_{CC} \\ \hline UOW-level input voltage & V_{CC} = 1.2 \ V & - \\ \hline V_{CC} = 2.0 \ V & - \\ \hline V_{CC} = 2.7 \ V \ to \ 3.6 \ V & - \\ \hline V_{CC} = 2.7 \ V \ to \ 3.6 \ V & - \\ \hline V_{CC} = 4.5 \ V \ to \ 5.5 \ V & - \\ \hline V_{CC} = 4.5 \ V \ to \ 5.5 \ V & - \\ \hline V_{CC} = 4.5 \ V \ to \ 5.5 \ V & - \\ \hline V_{CC} = 4.5 \ V \ to \ 5.5 \ V & - \\ \hline V_{CC} = -100 \ \mu A; \ V_{CC} = 1.2 \ V & - \\ \hline I_{O} = -100 \ \mu A; \ V_{CC} = 2.0 \ V & 1.8 \\ \hline I_{O} = -100 \ \mu A; \ V_{CC} = 2.0 \ V & 1.8 \\ \hline I_{O} = -100 \ \mu A; \ V_{CC} = 3.0 \ V & 2.8 \\ \hline I_{O} = -6 \ m A; \ V_{CC} = 3.0 \ V & 2.4 \\ \hline I_{O} = -100 \ \mu A; \ V_{CC} = 4.5 \ V & 4.3 \\ \hline \end{array}$	$\begin{array}{llllllllllllllllllllllllllllllllllll$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

8-bit serial-in/parallel-out shift register

#### Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_0 = 100 \ \mu\text{A}; \ V_{CC} = 1.2 \ \text{V}$	-	0	-	V
		$I_0 = 100 \ \mu\text{A}; \ V_{CC} = 2.0 \ \text{V}$	-	0	0.2	V
		$I_{O}$ = 100 µA; $V_{CC}$ = 2.7 V	-	0	0.2	V
		$I_{O} = 100 \ \mu\text{A}; \ V_{CC} = 3.0 \ \text{V}$	-	0	0.2	V
		$I_0 = 6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	0.25	0.40	V
		$I_{O} = 100 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	-	0	0.2	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 4.5 V	-	0.35	0.55	V
l <sub>l</sub>	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	1.0	μA
I <sub>CC</sub>	supply current	quiescent: $V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	20.0	μΑ
Δl <sub>CC</sub>	additional supply current	quiescent, per input: V <sub>I</sub> = V <sub>CC</sub> – 0.6 V; V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	500	μΑ
CI	input capacitance		-	3.5	-	pF
T <sub>amb</sub> = -4	40 °C to +125 °C		I	1	I	
VIH	HIGH-level input voltage	V <sub>CC</sub> = 1.2 V	0.9	-	-	V
		V <sub>CC</sub> = 2.0 V	1.4	-	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	$0.7 \times V_{CC}$	-	-	V
VIL	LOW-level input voltage	V <sub>CC</sub> = 1.2 V	-	-	0.3	V
		V <sub>CC</sub> = 2.0 V	-	-	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	$0.3\times V_{CC}$	V
V <sub>OH</sub>	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_0 = -100 \ \mu A; V_{CC} = 1.2 \ V$	-	-	-	V
		$I_0 = -100 \ \mu A; \ V_{CC} = 2.0 \ V$	1.8	-	-	V
		$I_0 = -100 \ \mu A; \ V_{CC} = 2.7 \ V$	2.5	-	-	V
		$I_0 = -100 \ \mu A; \ V_{CC} = 3.0 \ V$	2.8	-	-	V
		$I_0 = -6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	V
		$I_0 = -100 \ \mu A; \ V_{CC} = 4.5 \ V$	4.3	-	-	V
		$I_0 = -12 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.5	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_0 = 100 \ \mu\text{A}; \ V_{CC} = 1.2 \ \text{V}$	-	-	-	V
		$I_0 = 100 \ \mu\text{A}; \ V_{CC} = 2.0 \ \text{V}$	-	-	0.2	V
		$I_0 = 100 \ \mu A; \ V_{CC} = 2.7 \ V$	-	-	0.2	V
		$I_0 = 100 \ \mu A; \ V_{CC} = 3.0 \ V$	-	-	0.2	V
		I <sub>O</sub> = 6 mA; V <sub>CC</sub> = 3.0 V	-	-	0.5	V
		$I_0 = 100 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	-	-	0.2	V
		$I_0 = 12 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.65	V

#### 8-bit serial-in/parallel-out shift register

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>LI</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	1.0	μA
I <sub>CC</sub>	supply current	quiescent: V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 5.5 V	-	-	160	μA
Δl <sub>CC</sub>	additional supply current	quiescent, per input: V <sub>I</sub> = V <sub>CC</sub> – 0.6 V; V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	850	μA

#### Table 6. Static characteristics ...continued

[1] All typical values are measured at  $T_{amb} = 25 \text{ °C}$ .

### **10.** Dynamic characteristics

#### Table 7. Dynamic characteristics

GND = 0 V;  $t_r = t_f \le 2.5$  ns;  $C_L = 50$  pF;  $R_L = 1$  k $\Omega$ ; for test circuit, see Figure 9.

Parameter	Conditions	Min	Тур	Max	Unit
40 °C to +85 °C <u><sup>[1]</sup></u>		<b>I</b>			
propagation delay	CP - see Figure 6: MR - see Figure 7	[2]			
	V <sub>CC</sub> = 1.2 V	-	75	-	ns
	V <sub>CC</sub> = 2.0 V	-	26	39	ns
V <sub>CC</sub> = 2.7 V	-	19	29	ns	
	$V_{CC} = 3.0 V \text{ to } 3.6 V$	-	14	23	ns
	$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	-	12	19	ns
	$V_{CC}$ = 3.0 V to 3.6 V; $C_{L}$ = 15 pF	<u>[3]</u> _	12	-	ns
pulse width	CP - see Figure 6				
	V <sub>CC</sub> = 2.0 V	34	9	-	ns
	V <sub>CC</sub> = 2.7 V	25	6	-	ns
	$V_{CC} = 3.0 V \text{ to } 3.6 V$	20	5	-	ns
	$V_{CC} = 4.5 V \text{ to } 5.5 V$	13	4	-	ns
	MR - see Figure 7				
V <sub>CC</sub> = 2.0 V	V <sub>CC</sub> = 2.0 V	34	10	-	ns
	V <sub>CC</sub> = 2.7 V	25	8	-	ns
	$V_{CC} = 3.0 V \text{ to } 3.6 V$	20	6	-	ns
	$V_{CC} = 4.5 V \text{ to } 5.5 V$	13	5	-	ns
removal time	MR to CP - see Figure 7				
	V <sub>CC</sub> = 1.2 V	-	30	-	ns
	V <sub>CC</sub> = 2.0 V	19	10	-	ns
	V <sub>CC</sub> = 2.7 V	14	8	-	ns
	$V_{CC} = 3.0 V \text{ to } 3.6 V$	11	6	-	ns
	$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	8	5	-	ns
	40 °C to +85 °C[1] propagation delay pulse width	40 °C to +85 °C[1]         propagation delay       CP - see Figure 6: MR - see Figure 7 $V_{CC} = 1.2 V$ $V_{CC} = 2.0 V$ $V_{CC} = 2.0 V$ $V_{CC} = 3.0 V to 3.6 V$ $V_{CC} = 4.5 V to 5.5 V$ $V_{CC} = 3.0 V to 3.6 V; C_L = 15 pF$ pulse width       CP - see Figure 6 $V_{CC} = 2.0 V$ $V_{CC} = 2.0 V$ $V_{CC} = 3.0 V to 3.6 V; C_L = 15 pF$ pulse width       CP - see Figure 6 $V_{CC} = 2.0 V$ $V_{CC} = 3.0 V to 3.6 V$ $V_{CC} = 3.0 V to 3.6 V$ $V_{CC} = 2.0 V$ $V_{CC} = 3.0 V to 3.6 V$ $V_{CC} = 3.0 V to 3.6 V$ $V_{CC} = 4.5 V to 5.5 V$ removal time         MR to CP - see Figure 7 $V_{CC} = 1.2 V$ $V_{CC} = 2.0 V$ $V_{CC} = 2.0 V$ $V_{CC} = 2.0 V$ $V_{CC} = 2.0 V$ $V_{CC} = 3.0 V to 3.6 V$	40 °C to +85 °C[1]         propagation delay       CP - see Figure 6: MR - see Figure 7       [2] $V_{CC} = 1.2 V$ - $V_{CC} = 2.0 V$ - $V_{CC} = 2.0 V$ - $V_{CC} = 3.0 V$ to 3.6 V       - $V_{CC} = 3.0 V$ to 3.6 V       - $V_{CC} = 3.0 V$ to 3.6 V; $C_L = 15 \text{ pF}$ [3]         pulse width       CP - see Figure 6       - $V_{CC} = 2.0 V$ 34 $V_{CC} = 2.0 V$ 34 $V_{CC} = 2.0 V$ 34 $V_{CC} = 3.0 V$ to 3.6 V       20 $V_{CC} = 3.0 V$ to 3.6 V       20 $V_{CC} = 2.0 V$ 34 $V_{CC} = 1.2 V$ 25 $V_{CC} = 1.2 V$ 20 $V_{CC} = 2.0 V$ 34 $V_{CC} = 2.0 V$ 13         removal time <t< td=""><td>40 °C to +85 °C<sup>11</sup>       CP - see Figure 6: MR - see Figure 7       [2]       V         <math>V_{CC} = 1.2 V</math>       -       75         <math>V_{CC} = 2.0 V</math>       -       26         <math>V_{CC} = 2.7 V</math>       -       19         <math>V_{CC} = 3.0 V</math> to 3.6 V       -       14         <math>V_{CC} = 3.0 V</math> to 3.6 V       -       12         <math>V_{CC} = 3.0 V</math> to 3.6 V; <math>C_L = 15 \text{ pF}</math>       [3]       -       12         pulse width       CP - see Figure 6       -       -       12         <math>V_{CC} = 2.0 V</math>       34       9       -       25       6         <math>V_{CC} = 3.0 V</math> to 3.6 V       20       5       -       -       13       4         MR - see Figure 7       -</td><td>O °C to +85 °C[1]       CP - see Figure 6: MR - see Figure 7       [2]       N         <math>V_{CC} = 1.2 V</math>       -       75       -         <math>V_{CC} = 2.0 V</math>       -       26       39         <math>V_{CC} = 2.0 V</math>       -       19       29         <math>V_{CC} = 3.0 V to 3.6 V</math>       -       14       23         <math>V_{CC} = 3.0 V to 3.6 V</math>       -       12       19         <math>V_{CC} = 3.0 V to 3.6 V; C_L = 15 pF</math>       [3]       -       12         pulse width       CP - see Figure 6       -       -         <math>V_{CC} = 2.0 V</math>       34       9       -         <math>V_{CC} = 2.0 V</math>       34       10       -         <math>V_{CC} = 2.0 V</math>       36       -</td></t<>	40 °C to +85 °C <sup>11</sup> CP - see Figure 6: MR - see Figure 7       [2]       V $V_{CC} = 1.2 V$ -       75 $V_{CC} = 2.0 V$ -       26 $V_{CC} = 2.7 V$ -       19 $V_{CC} = 3.0 V$ to 3.6 V       -       14 $V_{CC} = 3.0 V$ to 3.6 V       -       12 $V_{CC} = 3.0 V$ to 3.6 V; $C_L = 15 \text{ pF}$ [3]       -       12         pulse width       CP - see Figure 6       -       -       12 $V_{CC} = 2.0 V$ 34       9       -       25       6 $V_{CC} = 3.0 V$ to 3.6 V       20       5       -       -       13       4         MR - see Figure 7       -	O °C to +85 °C[1]       CP - see Figure 6: MR - see Figure 7       [2]       N $V_{CC} = 1.2 V$ -       75       - $V_{CC} = 2.0 V$ -       26       39 $V_{CC} = 2.0 V$ -       19       29 $V_{CC} = 3.0 V to 3.6 V$ -       14       23 $V_{CC} = 3.0 V to 3.6 V$ -       12       19 $V_{CC} = 3.0 V to 3.6 V; C_L = 15 pF$ [3]       -       12         pulse width       CP - see Figure 6       -       - $V_{CC} = 2.0 V$ 34       9       - $V_{CC} = 2.0 V$ 34       10       - $V_{CC} = 2.0 V$ 36       -

8-bit serial-in/parallel-out shift register

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>su</sub>	set-up time	Dn to CP - see Figure 8				
		V <sub>CC</sub> = 1.2 V	-	15	-	ns
		V <sub>CC</sub> = 2.0 V	22	5	-	ns
		V <sub>CC</sub> = 2.7 V	16	4	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	13	3	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	9	2	-	ns
t <sub>h</sub>	hold time	Dn to CP - see Figure 8				
		V <sub>CC</sub> = 1.2 V	-	-10	-	ns
		V <sub>CC</sub> = 2.0 V	5	-3	-	ns
		$V_{CC} = 2.7 V$	5	-2	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	5	-2	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	5	-1	-	ns
f <sub>max</sub>	maximum frequency	see Figure 6				
max		$V_{CC} = 2.0 V$	14	40	-	MHz
		$V_{CC} = 2.7 V$	19	58	-	MHz
		V <sub>CC</sub> = 3.0 V to 3.6 V	24	70	-	MHz
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	36	100	-	MHz
		V <sub>CC</sub> = 3.3 V; C <sub>L</sub> = 15 pF	-	78	-	MHz
C <sub>PD</sub>	power dissipation capacitance	per gate: $V_{CC} = 3.3 \text{ V}$ [4][5]	-	40	-	pF
∎ <sub>amb</sub> = − t <sub>pd</sub>	40 °C to +125 °C propagation delay	CP - see Figure 6: MR - see Figure 7 [2]				
		V <sub>CC</sub> = 1.2 V	-	-	-	ns
		$V_{\rm CC} = 2.0  \rm V$	-	-	49	ns
		$V_{\rm CC} = 2.7 \text{ V}$	-	-	36	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	-	-	29	ns
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	-	-	24	ns
t <sub>W</sub>	pulse width	CP - see Figure 6: MR - see Figure 7				
		$V_{CC} = 2.0 V$	41	-	-	ns
		$V_{CC} = 2.7 V$	30	-	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	24	-	-	ns
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	16	-	-	ns
t <sub>rem</sub>	removal time	MR to CP - see Figure 7				
		V <sub>CC</sub> = 1.2 V	-	-	-	ns
		$V_{\rm CC} = 2.0  \rm V$	24	-	-	ns
		$V_{CC} = 2.7 V$	18	-	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	14	-	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	10	-	-	ns

#### Table 7. Dynamic characteristics ...continued

74LV164\_Q100

#### 8-bit serial-in/parallel-out shift register

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>su</sub>	set-up time	Dn to CP - see Figure 8				
		V <sub>CC</sub> = 1.2 V	-	-	-	ns
		$V_{CC} = 2.0 V$	26	-	-	ns
		$V_{CC} = 2.7 V$	19	-	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	15	-	-	ns
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	10	-	-	ns
t <sub>h</sub>	hold time	Dn to CP - see Figure 8				
		V <sub>CC</sub> = 1.2 V	-	-	-	ns
		$V_{CC} = 2.0 V$	5	-	-	ns
		$V_{CC} = 2.7 V$	5	-	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	5	-	-	ns
		$V_{CC}$ = 4.5 V to 5.5 V	5	-	-	ns
f <sub>max</sub>	maximum frequency	see Figure 6				
		$V_{CC} = 2.0 V$	12	-	-	MHz
		$V_{CC} = 2.7 V$	16	-	-	MHz
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	20	-	-	MHz
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	30	-	-	MHz

### Table 7. Dynamic characteristics ...continued OND OND One for the second s

1 kQ: for tost circuit, soo Figure 0

[1] Typical values are measured at nominal V<sub>CC</sub> and  $T_{amb} = 25$  °C.


- [2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
- [3] Typical values are measured at nominal supply voltage ( $V_{CC} = 3.3 \text{ V}$ ).
- [4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).  $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$  $f_i$  = input frequency in MHz;  $f_o = output frequency in MHz;$  $C_L$  = output load capacitance in pF; V<sub>CC</sub> = supply voltage in V; N = number of inputs switching;


 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

[5] The condition is  $V_I = GND$  to  $V_{CC}$ .

8-bit serial-in/parallel-out shift register

### 11. Waveforms






### Nexperia

# 74LV164-Q100

#### 8-bit serial-in/parallel-out shift register




#### Table 8.Measurement points

Supply voltage	Input	Output
V <sub>cc</sub>	V <sub>M</sub>	V <sub>M</sub>
1.2 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.0 V	$0.5 \times V_{CC}$	$0.5  imes V_{CC}$
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$

### Nexperia

# 74LV164-Q100

#### 8-bit serial-in/parallel-out shift register




#### Table 9. Test data

Supply voltage	Input	Input		Load	
V <sub>cc</sub>	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	
1.2 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	1 kΩ	t <sub>PHL</sub> , t <sub>PLH</sub>
2.0 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	1 kΩ	t <sub>PHL</sub> , t <sub>PLH</sub>
2.7 V	2.7 V	≤ 2.5 ns	50 pF	1 kΩ	t <sub>PHL</sub> , t <sub>PLH</sub>
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF, 15 pF	1 kΩ	t <sub>PHL</sub> , t <sub>PLH</sub>
4.5 V to 5.5 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	1 kΩ	t <sub>PHL</sub> , t <sub>PLH</sub>

8-bit serial-in/parallel-out shift register

### 12. Package outline




#### Fig 10. Package outline SOT108-1 (SO14)

74LV164\_Q100

© Nexperia B.V. 2017. All rights reserved

8-bit serial-in/parallel-out shift register




#### Fig 11. Package outline SOT402-1 (TSSOP14)

All information provided in this document is subject to legal disclaimers.

74LV164\_Q100

8-bit serial-in/parallel-out shift register



#### DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1

#### Fig 12. Package outline SOT762-1 (DHVQFN14)

All information provided in this document is subject to legal disclaimers.

74LV164\_Q100

8-bit serial-in/parallel-out shift register

# **13. Abbreviations**

Table 10. Abbreviations		
Acronym	Description	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
НВМ	Human Body Model	
MIL	Military	
MM	Machine Model	
TTL	Transistor-Transistor Logic	

# 14. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LV164_Q100 v.2	20140918	Product data sheet	-	74LV164_Q100 v.1
Modifications:	<u>Section 2</u> : ESD protection: MIL-STD-833 changed to MIL-STD883			
74LV164_Q100 v.1	20130626	Product data sheet	-	-

#### 8-bit serial-in/parallel-out shift register

### **15. Legal information**

#### 15.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

#### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any

representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and

customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

# Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive

applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

#### Terms and conditions of commercial sale - Nexperia

products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

#### 8-bit serial-in/parallel-out shift register

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 16. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com