RENESAS

16-Channel Short Haul E1 Line Interface Unit IDT82P20516

Version - December 17, 2009

6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: 1-800-345-7015 or 408-284-8200• TWX: 910-338-2070 • FAX: 408-284-2775 Printed in U.S.A. © 2009 Integrated Device Technology, Inc.

© 2019 Renesas Electronics Corporation

DISCLAIMER

Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent, rights or other rights, of Integrated Device Technology, Inc.

LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

RENESAS

Table of Contents

RENESAS

IDT82P20516

RENESAS **IDT82P20516**

RENESAS

List of Tables

RENESAS

List of Figures

NESAS

16-Channel Short Haul E1 Line Interface Unit

IDT82P20516

FEATURES

- **Integrates 16 channels E1 short haul line interface units for 120** Ω **E1 twisted pair cable and 75** Ω **E1 coaxial cable applications**
- **Per-channel configurable Line Interface options**
	- Fully integrated and software selectable receive and transmit termination
		- *– Option 1: Fully Internal Impedance Matching with integrated receive termination resistor*
		- *– Option 2: Partially Internal Impedance Matching with common external resistor for improved device power dissipation*
		- *– Option 3: External impedance Matching termination*
	- Supports global configuration and per-channel configuration to E1 mode

Per-channel programmable features

- Provides E1 short haul waveform templates and userprogrammable arbitrary waveform templates
- Provides two JAs (Jitter Attenuator) for each channel of receiver and transmitter
- Supports AMI/HDB3 (for E1) encoding and decoding

Per-channel System Interface options

- Supports Single Rail, Dual Rail with clock or without clock and sliced system interface
- Integrated Clock Recovery for the transmit interface to recover transmit clock from system transmit data

Per-channel system and diagnostic functions

- Provides transmit driver over-current detection and protection with optional automatic high impedance of transmit interface
- Detects and generates PRBS (Pseudo Random Bit Sequence), ARB (Arbitrary Pattern) and IB (Inband Loopback) in either receive or transmit direction
- Provides defect and alarm detection in both receive and transmit directions.
	- *– Defects include BPV (Bipolar Violation) /CV (Code Violation) and EXZ (Excessive Zeroes)*
	- *– Alarms include LLOS (Line LOS), SLOS (System LOS), TLOS (Transmit LOS) and AIS (Alarm Indication Signal)*
- Programmable LLOS detection /clear levels. Compliant with ITU and ANSI specifications
- Various pattern, defect and alarm reporting options *– Serial hardware LLOS reporting (LLOS, LLOS0) for all 16 channels*
	- *– Register access to individual registers or 16-bit error counters*
- Supports Analog Loopback, Digital Loopback and Remote Loopback
- Supports line monitor
- **Hitless Protection Switching (HPS) without external Relays**
	- Supports 1+1 and 1:1 hitless protection switching
	- Asynchronous hardware control (OE, RIM) for fast global high impedance of receiver and transmitter (hot switching between working and backup board)
	- High impedance transmitter and receiver while powered down
	- Per-channel register control for high impedance, independent for receiver and transmitter

Clock Inputs and Outputs

- Flexible master clock (N x 1.544 MHz or N x 2.048 MHz) ($1 \le N \le$ 8, N is an integer number)
- Integrated clock synthesizer can multiply or divide the reference clock to a wide range of frequencies: 8 KHz, 64 KHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 19.44 MHz and 32.768 MHz

Microprocessor Interface

• Supports Serial microprocessor interface

Other Key Features

- IEEE1149.1 JTAG boundary scan
- Two general purpose I/O pins
- 3.3 V I/O with 5 V tolerant inputs
- 3.3 V and 1.8 V power supply
- Package: 484-pin Fine Pitch BGA (19 mm X 19 mm)

Applicable Standards

- Bellcore TR-TSY-000009, GR-253-CORE and GR-499-CORE
- ETSI CTR12/13
- ETS 300166 and ETS 300 233
- G.703, G.735, G.736, G.742, G.772, G.775, G.783 and G.823
- O.161

APPLICATIONS

- **SDH/SONET multiplexers**
- **Central office or PBX (Private Branch Exchange)**
- **Digital access cross connects**
- **Remote wireless modules**
- **Microwave transmission systems**

DESCRIPTION

The IDT82P20516 is a 16-channel high-density E1 short haul Line Interface Unit. Each channel of the IDT82P20516 can be independently configured. The configuration is performed through a Serial microprocessor interface.

In the receive path, through a Single Ended or Differential line interface, the received signal is processed by an adaptive Equalizer and then sent to a Slicer. Clock and data are recovered from the digital pulses output from the Slicer. After passing through an enabled or disabled Receive Jitter Attenuator, the recovered data is decoded using B8ZS/ AMI/HDB3 line code rule in Single Rail NRZ Format mode and output to the system, or output to the system without decoding in Dual Rail NRZ Format mode and Dual Rail RZ Format mode.

In the transmit path, the data to be transmitted is input on TDn in Single Rail NRZ Format mode or TDPn/TDNn in Dual Rail NRZ Format mode and Dual Rail RZ Format mode, and is sampled by a transmit reference clock. The clock can be supplied externally from TCLKn or recovered from the input transmit data by an internal Clock Recovery. A selectable JA in Tx path is used to de-jitter gapped clocks. To meet E1 waveform standards, two E1 templates and one J1 template, as well as an arbitrary waveform generator are provided. The data through the Waveform Shaper, the Line Driver and the Tx Transmitter is output on TTIPn and TRINGn.

Alarms (including LOS, AIS) and defects (including BPV, EXZ) are detected in both receive line side and transmit system side. AIS alarm, PRBS, ARB and IB patterns can be generated /detected in receive / transmit direction for testing purpose. Analog Loopback, Digital Loopback and Remote Loopback are all integrated for diagnostics.

JTAG per IEEE 1149.1 is also supported by the IDT82P20516.

Figure-1 Functional Block Diagram

1 PIN ASSIGNMENT

Figure-2 484-Pin Fine Pitch BGA (Top View)

2 PIN DESCRIPTION

Note:

1. The pin number of the pins with the footnote 'n' is listed in order of channel (CH0 ~ CH15).

2. The content in the brackets indicates the position and the register name of the preceding bit. After the register name, if the punctuation ',...' is followed, this bit is in a per-channel register. The addresses and details are included in [Chapter 5 Programming Information](#page-53-3).

3. XCLK is derived from MCLK. It is 2.048 MHz in E1 mode.

3 FUNCTIONAL DESCRIPTION

3.1 E1 MODE SELECTION

The IDT82P20516 can be configured to E1 mode globally or on a per-channel basis. The configuration is determined by the TEHWE pin, the TEHW pin and the E1 bit (b0, [CHCF](#page-61-1),...). Refer to [Table-1](#page-18-5) for details of the operation mode selection.

Table-1 Operation Mode Selection

3.2 RECEIVE PATH

3.2.1 Rx TERMINATION

The receive line interface supports Receive Differential mode. In Receive Differential mode, both RTIPn and RRINGn are used to receive signal from the line side.

In Receive Differential mode, the line interface can be connected with E1 120 Ω twisted pair cable or E1 75 Ω coaxial cable.

The receive impedance matching is realized by using internal impedance matching or external impedance matching for each channel in different applications.

3.2.1.1 Receive Differential Mode

In Receive Differential mode, three kinds of impedance matching are supported: Fully Internal Impedance Matching, Partially Internal Impedance Matching and External Impedance Matching. [Figure-3](#page-18-6) shows an overview of how these Impedance Matching modes are switched.

Fully Internal Impedance Matching circuit uses an internal programmable resistor (IM) only and does not use an external resistor. This configuration saves external components and supports 1:1 Hitless Protection Switching (HPS) applications without relays. Refer to [Section 4.4 Hitless Protection Switching \(HPS\) Summary](#page-50-3).

Partially Internal Impedance Matching circuit consists of an internal programmable resistor (IM) and a value-fixed 120 Ω external resistor (Rr). Compared with Fully Internal Impedance Matching, this configuration provides considerable savings in power dissipation of the device. For example, In E1 120 Ω PRBS mode, the power savings would be 0.44 W. For power savings in other modes, please refer to [Chapter 8](#page-94-2) [Physical And Electrical Specifications.](#page-94-2)

External Impedance Matching circuit uses an external resistor (Rr) only.

Figure-3 Switch between Impedance Matching Modes

To support some particular applications, such as hot-swap or Hitless Protection Switch (HPS) hot-switchover, RTIPn/RRINGn must be forced to enter high impedance state (i.e., External Impedance Matching). For hot-swap, RTIPn/RRINGn must be always held in high impedance state during /after power up; for HPS hot-switchover, RTIPn/RRINGn must enter high impedance state immediately after switchover. Though each channel can be individually configured to External Impedance Matching through register access, it is too slow for hitless switch. Therefore, a hardware pin - RIM - is provided to globally control the high impedance for all 16 receivers.

When RIM is low, only External Impedance Matching is supported for all 16 receivers and the per-channel impedance matching configuration bits - the R TERM[2:0] bits (b2~0, [RCF0,](#page-68-0)...) and the R120IN bit (b4, [RCF0](#page-68-0),...) - are ignored.

When RIM is high, impedance matching is configured on a perchannel basis. Three kinds of impedance matching are all supported and selected by the R_TERM[2:0] bits (b2~0, [RCF0,](#page-68-0)...) and the R120IN bit (b4, [RCF0](#page-68-0),...). The R_TERM[2] bit (b2, RCF0,...) should be set to match internal or external impedance. If the R TERM[2] bit (b2, [RCF0](#page-68-0),...) is '0', internal impedance matching is enabled. The R120IN bit (b4, [RCF0](#page-68-0),...) should be set to select Partially Internal Impedance Matching or Fully Internal Impedance Matching. The internal programmable resistor (IM) is determined by the R TERM[1:0] bits (b1~0, [RCF0](#page-68-0),...). If the R_TERM[2] bit (b2, RCF0,...) is '1', external impedance matching is enabled. The configuration of the R120IN bit (b4, [RCF0](#page-68-0),...) and the R_TERM[1:0] bits (b1~0, [RCF0,](#page-68-0)...) is ignored.

A twisted pair cable can be connected with a 1:1 transformer or without a transformer (transformer-less), while a coaxial cable must be connected with a 1:1 transformer. [Table 2](#page-19-1) lists the recommended impedance matching value in different applications. [Figure-4](#page-19-2) to [Figure-6](#page-19-4) show the connection for one channel.

The transformer-less connection will offer a termination option with reduced cost and board space. However, the waveform amplitude is not standard compliant, and surge protection and common mode depression should be enhanced depending on equipment environment.

Note:

1. Partially Internal Impedance Matching and Fully Internal Impedance Matching are not supported when RIM is low.

2. Fully Internal Impedance Matching is not supported in transformer-less applications.

3. When RIM is low, the setting of the R_TERM[2:0] bits is ignored.

Figure-4 Receive Differential Line Interface with Twisted Pair Cable (with transformer)

Note: 1. Two Rr/2 resistors should be connected to VCOM[1:0] that are coupled to ground via a 10 µF capacitor, which provide 60 Ω common mode input resistance.

2. In this mode, lightning protection should be enhanced.

3. The maximum input dynamic range of RTIP/TRING pin is -0.3 V ~3.6 V (in line monitor mode it is -0.3 V ~ 2 V)

Figure-6 Receive Differential Line Interface with Twisted Pair Cable (transformer-less, non standard compliant)

3.2.2 EQUALIZER

The equalizer compensates high frequency attenuation to enhance receive sensitivity.

3.2.2.1 Line Monitor

In both E1 short haul applications, the Protected Non-Intrusive Monitoring can be performed between two devices. The monitored channel of one device is in normal operation, and the monitoring channel of the other device taps the monitored one through a high impedance bridging circuit (refer to [Figure-7](#page-20-2) and [Figure-8\)](#page-20-3).

After the high resistance bridging circuit, the signal arriving at RTIPn/ RRINGn of the monitoring channel is dramatically attenuated. To compensate this bridge resistive attenuation, Monitor Gain can be used to boost the signal by 20 dB, 26 dB or 32 dB, as selected by the MG[1:0] bits (b1~0, [RCF2,](#page-69-1)...). For normal operation, the Monitor Gain should be set to 0 dB, i.e., the Monitor Gain of the monitored channel should be 0 dB.

The monitoring channel can be configured to any of the External, Partially Internal or Fully Internal Impedance Matching mode. Here the external r or internal IM is used for voltage division, not for impedance matching. That is, the r (IM) and the two R make up of a resistance bridge. The resistive attenuation of this bridge is 20lg(r/(2R+r)) dB.

Note that line monitor is only available in differential line interface.

3.2.2.2 Receive Sensitivity

The receive sensitivity is the minimum range of receive signal level for which the receiver recovers data error-free with -18 dB interference signal added.

For Receive Differential line interface, the receive sensitivity is -15 dB.

For Receive Single Ended line interface, the receive sensitivity is -12 dB.

Figure-8 Transmit Path Monitoring

3.2.3 SLICER

The Slicer is used to generate a standard amplitude mark or a space according to the amplitude of the input signals. The input signal is sliced at 50% of the peak value.

3.2.4 Rx CLOCK & DATA RECOVERY

The Rx Clock & Data Recovery is used to recover the clock signal from the received data. It is accomplished by an integrated Digital Phase Locked Loop (DPLL). The recovered clock tracks the jitter in the data output from the Slicer and keeps the phase relationship between data and clock during the absence of the incoming pulse.

3.2.5 DECODER

The Decoder is used only when the receive system interface is in Single Rail NRZ Format mode. When the receive system interface is in other modes, the Decoder is bypassed automatically. (Refer to [Section 3.2.6 Receive System Interface](#page-21-3) for the description of the receive system interface).

In E1 mode, the received signal is decoded by AMI or HDB3 line code rule. The line code rule is selected by the R_CODE bit (b2, [RCF1](#page-69-0),...).

3.2.6 RECEIVE SYSTEM INTERFACE

The received data can be output to the system side in four modes: Single Rail NRZ Format mode, Dual Rail NRZ Format mode, Dual Rail RZ Format mode and Dual Rail Sliced mode, as selected by the R_MD[1:0] bits (b1~0, [RCF1\)](#page-69-0).

If data is output on RDn in NRZ format and the recovered clock is output on RCLKn, the receive system interface is in Single Rail NRZ Format mode. In this mode, the data is decoded and updated on the active edge of RCLKn. RCLKn outputs a 2.048 MHz (in E1 mode) clock.

If data is output on RDPn and RDNn in NRZ format and the recovered clock is output on RCLKn, the receive system interface is in Dual Rail NRZ Format mode. In this mode, the data is un-decoded and updated on the active edge of RCLKn. RCLKn outputs a 2.048 MHz (in E1 mode) clock.

If data is output on RDPn and RDNn in RZ format and the recovered clock is output on RCLKn, the receive system interface is in Dual Rail RZ Format mode. In this mode, the data is un-decoded and updated on the active edge of RCLKn. RCLKn outputs a 2.048 MHz (in E1 mode) clock.

If data is output on RDPn and RDNn in RZ format directly after passing through the Slicer, the receive system interface is in Dual Rail Sliced mode. In this mode, the data is raw sliced and un-decoded.

[Table-3](#page-21-4) summarizes the multiplex pin used in different receive system interface.

Table-3 Multiplex Pin Used in Receive System Interface

1. The active level on RDn, RDPn and RDNn is selected by the RD_INV bit (b3, RCF1,...).

2. The active edge of RCLKn is selected by the RCK_ES bit (b4, RCF1,...).

3.2.7 RECEIVER POWER DOWN

Set the R_OFF bit (b5, [RCF0](#page-68-0),...) to '1' will power down the corresponding receiver.

In this way, the corresponding receive circuit is turned off and the RTIPn/RRINGn pins are forced to High-Z state. The pins on receive system interface (including RDn/RDPn, RDNn, RCLKn) will be in High-Z state if the RHZ bit (b6, [RCF0](#page-68-0),...) is '1' or in low level if the RHZ bit (b6, [RCF0](#page-68-0),...) is '0'.

After clearing the R_OFF bit (b5, [RCF0](#page-68-0),...), it will take 1 ms for the receiver to achieve steady state, i.e., to return to the previous configuration and performance.

3.3 TRANSMIT PATH

3.3.1 TRANSMIT SYSTEM INTERFACE

The data from the system side is input to the device in three modes: Single Rail NRZ Format mode, Dual Rail NRZ Format mode and Dual Rail RZ Format mode, as selected by the T_MD[1:0] bits (b1~0, [TCF1](#page-65-0),...).

If data is input on TDn in NRZ format and a 2.048 MHz (in E1 mode) clock is input on TCLKn, the transmit system interface is in Single Rail NRZ Format mode. In this mode, the data is encoded and sampled on the active edge of TCLKn.

If data is input on TDPn and TDNn in NRZ format and a 2.048 MHz (in E1 mode) clock is input on TCLKn, the transmit system interface is in Dual Rail NRZ Format mode. In this mode, the data is pre-encoded and sampled on the active edge of TCLKn.

If data is input on TDPn and TDNn in RZ format and no transmit clock is input, the transmit system interface is in Dual Rail RZ Format mode. In this mode, the data is pre-encoded.

[Table-4](#page-23-4) summarizes the multiplex pin used in different transmit system interface.

Table-4 Multiplex Pin Used in Transmit System Interface

Note:

1. The active level on TDn, TDPn and TDNn is selected by the TD_INV bit (b3, [TCF1](#page-65-0),...).

2. The active edge of TCLKn is selected by the TCK_ES bit (b4, [TCF1,](#page-65-0)...). If TCLKn is missing, i.e., no transition for more than 64 E1 clock cycles, the TCKLOS_S bit (b3, [STAT0](#page-83-0),...) will be set. A transition from '0' to '1' on the TCKLOS_S bit (b3, [STAT0,](#page-83-0)...) or any transition (from '0' to '1' or from '1' to '0') on the TCKLOS_S bit (b3, [STAT0](#page-83-0),...) will set the TCKLOS_IS bit (b3, [INTS0](#page-85-0),...) to '1', as selected by the TCKLOS_IES bit (b3, [INTES](#page-79-0),...). When the TCKLOS_IS bit (b3, [INTS0,](#page-85-0)...) is '1', an interrupt will be reported by $\overline{\text{INT}}$ if not masked by the TCKLOS_IM bit (b3, [INTM0](#page-80-0),...).

3.3.2 T_X CLOCK RECOVERY

The Tx Clock Recovery is used only when the transmit system interface is in Dual Rail RZ Format mode. When the transmit system interface is in other modes, the Tx Clock Recovery is bypassed automatically.

The Tx Clock Recovery is used to recover the clock signal from the data input on TDPn and TDNn.

3.3.3 ENCODER

The Encoder is used only when the transmit system interface is in Single Rail NRZ Format mode. When the transmit system interface is in other modes, the Encoder is bypassed automatically.

In E1 mode, the data to be transmitted is encoded by AMI or HDB3 line code rule. The line code rule is selected by the T_CODE bit (b2, [TCF1](#page-65-0),...).

3.3.4 WAVEFORM SHAPER

The IDT82P20516 provides two ways to manipulate the pulse shape before data is transmitted:

- Preset Waveform Template;
- User-Programmable Arbitrary Waveform.

3.3.4.1 Preset Waveform Template

In E1 applications, the waveform template meets G.703, as shown in [Figure-9.](#page-23-5) It is measured in the near end line side, as shown in [Figure-10.](#page-23-6)

In E1 applications, the PULS[3:0] should be set to '0000' if differential signals (output from TTIP and TRING) are coupled to a 75 Ω coaxial cable using Internal Impedance matching mode; the PULS[3:0] should be set to '0001' for other E1 interfaces. Refer to [Table-5](#page-24-1) for details.

Figure-9 E1 Waveform Template

Figure-10 E1 Waveform Template Measurement Circuit

Table-5 PULS[3:0] Setting in E1 Mode

After one of the preset waveform templates is selected, the preset waveform amplitude can be adjusted to get the desired waveform.

In E1 mode, the SCAL[5:0] bits (b5~0, [SCAL,](#page-66-0)...) should be set to '100001' to get the standard amplitude. The adjusting is made by increasing or decreasing by '1' from the standard value to scale up or down at a percentage ratio of 3%.

In summary, do the following step by step, the desired waveform will be got based on the preset waveform template:

- Select one preset waveform template by setting the PULS[3:0] bits (b3~0, [PULS](#page-66-1),...);
- Write '100001 to the SCAL[5:0] bits (b5~0, [SCAL,](#page-66-0)...) if E1 mode is selected.
- Write the scaling value to the SCAL[5:0] bits (b5~0, [SCAL,](#page-66-0)...) to scale the amplitude of the selected preset waveform template (this step is optional).

3.3.4.2 User-Programmable Arbitrary Waveform

When the PULS[3:0] bits (b3~0, [PULS,](#page-66-1)...) are set to '1XXX', userprogrammable arbitrary waveform will be used in the corresponding channel.

Each waveform shape can extend up to $1\frac{1}{4}$ UIs (Unit Interval), and is

divided into 20 sub-phases that are addressed by the SAMP[4:0] bits (b4~0, [AWG0,](#page-67-0)...). The waveform amplitude of each phase is represented by a binary byte, within the range from +63 to -63, stored in the WDAT[6:0] bits (b6~0, [AWG1,](#page-67-1)...) in signed magnitude form. The maximum number +63 (D) represents the maximum positive amplitude of the transmit pulse while the most negative number -63 (D) represents the maximum negative amplitude of the transmit pulse. Therefore, up to 20 bytes are used.

There are eight standard templates which are stored in a local ROM. One of them can be selected as reference and made some changes to get the desired waveform.

To do this, the first step is to choose a set of waveform value from the standard templates. The selected waveform value should be the most similar to the desired waveform shape. [Table-6](#page-25-0) to [Table-7](#page-25-1) list the sample data of each template.

Then modify the sample data to get the desired transmit waveform shape. By increasing or decreasing by '1' from the standard value in the SCAL[5:0] bits (b5~0, [SCAL](#page-66-0),...), the waveform amplitude will be scaled up or down.

In summary, do the following for the write operation:

- Modify the sample data in the AWG1 register;
- Write the AWG0 register to implement the write operation, including:
	- Write the sample address to the SAMP[4:0] bits (b4~0, [AWG0](#page-67-0),...);
	- Write '0' to the RW bit (b5, [AWG0,](#page-67-0)...);
	- Write '1' to the DONE bit (b6, [AWG0,](#page-67-0)...).

Do the following for the read operation:

- Write the AWG0 register, including:
	- Write sample address to the SAMP[4:0] bits (b4~0, [AWG0,](#page-67-0)...);
	- Write '1' to the RW bit (b5, [AWG0,](#page-67-0)...);
	- Write '1' to the DONE bit (b6, [AWG0,](#page-67-0)...);
- Read the AWG1 register to get the sample data.

When the write operation is completed, write the scaling value to the SCAL[5:0] bits (b5~0, [SCAL,](#page-66-0)...) to scale the amplitude of the selected standard waveform (- this step is optional).

When more than one UI is used to compose the waveform template and the waveform amplitude is not set properly, the overlap of the two consecutive waveforms will make the waveform amplitude overflow (i.e., exceed the maximum limitation). This overflow is captured by the DAC IS bit (b7, [INTS0,](#page-85-0)...) and will be reported by the INT pin if enabled by the DAC_IM bit (b7, [INTM0,](#page-80-0)...).

Refer to application note AN-513 'User-Programmable Arbitrary Waveform for DSX1' for more details.

Table-6 Transmit Waveform Value for E1 75 ohm

Table-7 Transmit Waveform Value for E1 120 ohm

3.3.5 LINE DRIVER

The Line Driver can be set to High-Z for protection or in redundant applications.

The following two ways will set the Line Driver to High-Z:

- Setting the OE pin to low will globally set all the Line Drivers to High-Z;
- Setting the OE bit (b6, [TCF0,](#page-64-0)...) to '0' will set the corresponding Line Driver to High-Z.

By these ways, the functionality of the internal circuit is not affected and TTIPn and TRINGn will enter High-Z state immediately.

3.3.5.1 Transmit Over Current Protection

The Line Driver monitors the Transmit Over Current (TOC) on the line interface. When TOC is detected, the driver's output (i.e., output on TTIPn/TRINGn) is determined by the THZ_OC bit (b4, [TCF0,](#page-64-0)...). If the THZ_OC bit (b4, [TCF0,](#page-64-0)...) is '0', the driver's output current (peak to peak) is limited to 100 mA; if the THZ_OC bit (b4, [TCF0,](#page-64-0)...) is '1', the driver's output will enter High-Z. TOC is indicated by the TOC_S bit (b4, [STAT0](#page-83-0),...). A transition from '0' to '1' on the TOC S bit (b4, [STAT0,](#page-83-0)...) or any transition (from '0' to '1' or from '1' to '0') on the TOC_S bit (b4, [STAT0](#page-83-0),...) will set the TOC_IS bit (b4, [INTS0](#page-85-0),...) to '1', as selected by the TOC_IES bit (b4, [INTES,](#page-79-0)...). When the TOC_IS bit (b4, [INTS0](#page-85-0),...) is '1', an interrupt will be reported by $\overline{\text{INT}}$ if not masked by the TOC_IM bit (b4, [INTM0,](#page-80-0)...).

3.3.6 T_X TERMINATION

The transmit line interface supports Transmit Differential mode and Transmit Single Ended mode, as selected by the T_SING bit (b3, [TCF0](#page-64-0),...). In Transmit Differential mode, both TTIPn and TRINGn are used to transmit signals to the line side. In Transmit Single Ended mode, only TTIPn is used to transmit signal.

The line interface can be connected with E1 120 Ω twisted pair cable or E1 75 Ω coaxial cable.

The transmit impedance matching is realized by using internal impedance matching or external impedance matching for each channel in different applications.

3.3.6.1 Transmit Differential Mode

In Transmit Differential mode, different applications have different impedance matching. For E1 applications, both Internal and External Impedance Matching are supported.

Internal Impedance Matching circuit uses an internal programmable resistor (IM) only.

External Impedance Matching circuit uses an external resistor (Rt) only.

A twisted pair cable can be connected with a 1:2 (step up) transformer or without a transformer (transformer-less), while a coaxial cable must be connected with a 1:2 transformer.

The T_TERM[2:0] bits (b2~0, [TCF0](#page-64-0),...) should be set according to different cable conditions, whether a transformer is used, and what kind of Impedance Matching is selected.

[Table-8](#page-26-4) lists the recommended impedance matching value in different applications. [Figure-11](#page-27-0) to [Figure-13](#page-27-2) show the connection for one channel in different applications.

The transformer-less connection will offer a termination option with reduced cost and board space. However, the waveform amplitude is not standard compliant, and surge protection and common mode depression should be enhanced depending on equipment environment...

Table-8 Impedance Matching Value in Transmit Differential Mode

Figure-11 Transmit Differential Line Interface with

Twisted Pair Cable (with Transformer) Figure-12 Transmit Differential Line Interface with Coaxial Cable (with transformer)

Figure-13 Transmit Differential Line Interface with Twisted Pair Cable (transformer-less, non standard compliant)

3.3.7 TRANSMITTER POWER DOWN

Set the T_OFF bit (b5, [TCF0,](#page-64-0)...) to '1' will power down the corresponding transmitter.

In this way, the corresponding transmit circuit is turned off. The pins on the transmit line interface (including TTIPn and TRINGn) will be in High-Z state. The input on the transmit system interface (including TDn, TDPn, TDNn and TCLK) is ignored. The output on the transmit system interface will be in High-Z state.

After clearing the T_OFF bit (b5, [TCF0](#page-64-0),...), it will take 1 ms for the transmitter to achieve steady state, i.e., return to the previous configuration and performance.

3.3.8 OUTPUT HIGH-Z ON TTIP AND TRING

TTIPn and TRINGn can be set to High-Z state globally or on a perchannel basis.

The following three conditions will set TTIPn and TRINGn to High-Z state globally:

- Connecting the OE pin to low;
- Loss of MCLK (i.e., no transition on MCLK for more than 1 ms);
- Power on reset, hardware reset by pulling RST to low for more than 2 µs or global software reset by writing the RST register.

The following six conditions will set TTIPn and TRINGn to High-Z state on a per-channel basis:

- Writing '0' to the OE bit (b6, [TCF0,](#page-64-0)...);
- Loss of TCLKn in Transmit Single Rail NRZ Format mode or Transmit Dual Rail NRZ Format mode (i.e., no transition on TCLKn for more than 64 XCLK¹ cycles) except that the channel is in Remote Loopback or transmit internal pattern with XCLK;
- Transmitter power down;
- Per-channel software reset by writing '1' to the CHRST bit (b1, [CHCF,](#page-61-1)...);
- Setting the THZ_OC bit (b4, [TCF0](#page-64-0),...) to '1' when transmit driver over-current is detected.

1. XCLK is derived from MCLK. It is 2.048 MHz in E1 mode.

3.4 JITTER ATTENUATOR (RJA & TJA)

Two Jitter Attenuators are provided for each channel of receiver and transmitter. Each Jitter Attenuator can be enabled or disabled, as deter-mined by the RJA_EN/TJA_EN bit (b3, [RJA/](#page-63-0)[TJA](#page-62-0),...) respectively.

Each Jitter Attenuator consists of a FIFO and a DPLL, as shown in [Figure-14](#page-29-1).

Figure-14 Jitter Attenuator

The FIFO is used as a pool to buffer the jittered input data, then the data is clocked out of the FIFO by a de-jittered clock. The depth of the FIFO can be 32 bits, 64 bits or 128 bits, as selected by the RJA_DP[1:0]/ TJA_DP[1:0] bits (b2~1, [RJA/](#page-63-0)[TJA](#page-62-0),...). Accordingly, the typical delay produced by the Jitter Attenuator is 16 bits, 32 bits or 64 bits. The 128 bit FIFO is used when large jitter tolerance is expected, while the 32-bit FIFO is used in delay sensitive applications.

The DPLL is used to generate a de-jittered clock to clock out the data stored in the FIFO. The DPLL can only attenuate the incoming jitter whose frequency is above Corner Frequency (CF) by 20 dB per decade falling off. The jitter whose frequency is lower than the CF passes through the DPLL without any attenuation. In E1 applications, the CF of the DPLL is 6.77 Hz or 0.87 Hz. The CF is selected by the RJA_BW/ TJA_BW bit (b0, [RJA/](#page-63-0)[TJA](#page-62-0),...). The lower the CF is, the longer time is needed to achieve synchronization.

If the incoming data moves faster than the outgoing data, the FIFO will overflow. If the incoming data moves slower than the outgoing data, the FIFO will underflow. The overflow and underflow are both captured by the RJA_IS/TJA_IS bit (b5/6, [INTS0,](#page-85-0)...). The occurrence of overflow or underflow will be reported by the INT pin if enabled by the RJA_IM/ TJA_IM bit (b5/6, [INTM0](#page-80-0),...).

To avoid overflow or underflow, the JA-Limit function can be enabled by setting the RJA_LIMT/TJA_LIMT bit (b4, [RJA](#page-63-0)[/TJA,](#page-62-0)...). When the JA-Limit function is enabled, the speed of the outgoing data will be adjusted automatically if the FIFO is 2-bit close to its full or emptiness. Though the JA-Limit function can reduce the possibility of FIFO overflow and underflow, the quality of jitter attenuation is deteriorated.

The performance of the Jitter Attenuator meets ITUT I.431, G.703, G.736-739, G.823, G.824, ETSI 300011, ETSI TBR12/13, AT&T TR62411, TR43802, TR-TSY 009, TR-TSY 253 and TR-TRY 499. Refer to [Section 8.10 Jitter Attenuation Characteristics](#page-105-2) for the jitter performance.

3.5 DIAGNOSTIC FACILITIES

The diagnostic facilities include:

- BPV (Bipolar Violation) / CV (Code Violation) detection and BPV insertion;
- EXZ (Excessive Zero) detection;
- LOS (Loss Of Signal) detection;
- AIS (Alarm Indication Signal) detection and generation;
- Pattern generation and detection, including PRBS (Pseudo Random Bit Sequence), ARB (Arbitrary Pattern) and IB (Inband Loopback).

The above defects, alarms or patterns can be counted by an internal Error Counter, indicated by the respective interrupt bit.

3.5.1 BIPOLAR VIOLATION (BPV) / CODE VIOLATION (CV) DETECTION AND BPV INSERTION

3.5.1.1 Bipolar Violation (BPV) / Code Violation (CV) Detection

BPV/CV is monitored in both the receive path and the transmit path. BPV is detected when the data is AMI coded and CV is detected when the data is B8ZS/HDB3 coded. If the transmit system interface is in Transmit Single Rail NRZ Format mode, the BPV/CV detection is disabled in the transmit path automatically.

A BPV is detected when two consecutive pulses of the same polarity are received.

A CV is detected when two consecutive BPVs of the same polarity that are not a part of the B8ZS/HDB3 zero substitution are received.

When BPV/CV is detected in the receive path, the Line Bipolar Violation LBPV_IS bit (b4, [INTS2,](#page-87-0)...) will be set and an interrupt will be reported by INT if not masked by the LBPV_IM bit (b4, [INTM2,](#page-82-0)...).

When BPV/CV is detected in the transmit path, the System Bipolar Violation SBPV_IS bit (b5, [INTS2](#page-87-0),...) will be set and an interrupt will be reported by INT if not masked by the SBPV_IM bit (b5, [INTM2,](#page-82-0)...).

3.5.1.2 Bipolar Violation (BPV) Insertion

The BPV can only be inserted in the transmit path.

A BPV will be inserted on the next available mark in the data stream to be transmitted by writing a '1' to the BPV_INS bit (b6, [ERR,](#page-71-0)...). This bit will be reset once BPV insertion is done.

3.5.2 EXCESSIVE ZEROES (EXZ) DETECTION

EXZ is monitored in both the receive path and the transmit path.

Different line code has different definition of the EXZ. The IDT82P20516 provides two standards of EXZ definition for each kind of line code rule. The standards are ANSI and FCC, as selected by the EXZ_DEF bit (b7, [ERR,](#page-71-0)...). Refer to [Table-9](#page-30-5) for details.

Table-9 EXZ Definition

When EXZ is detected in the receive path, the LEXZ_IS bit (b2, $INTS2,...$ $INTS2,...$) will be set and an interrupt will be reported by \overline{INT} if not masked by the LEXZ_IM bit (b2, [INTM2,](#page-82-0)...).

3.5.3 LOSS OF SIGNAL (LOS) DETECTION

The IDT82P20516 detects three kinds of LOS:

- LLOS: Line LOS, detected in the receive path;
- SLOS: System LOS, detected in the transmit system side;
- • TLOS: Transmit LOS, detected in the transmit line side.

3.5.3.1 Line LOS (LLOS)

The amplitude and density of the data received from the line side are monitored. When the amplitude of the data is less than Q Vpp for N consecutive pulse intervals, LLOS is declared. When the amplitude of the data is more than P Vpp and the average density of marks is at least 12.5% for M consecutive pulse intervals starting with a mark, LLOS is cleared. Here Q is defined by the ALOS[2:0] bits (b6~4, [LOS,](#page-70-0)...). P is the sum of Q and 250 mVpp. N and M are defined by the LAC bit (b7, [LOS](#page-70-0),...). Refer to [Table-10](#page-31-2) for details.

In E1 mode, LLOS detection supports G.775 and ETSI 300233/I.431. The criteria are selected by the LAC bit (b7, [LOS,](#page-70-0)...).

When LLOS is detected, the LLOS_S bit (b0, [STAT0](#page-83-0),...) will be set. A transition from '0' to '1' on the LLOS_S bit (b0, [STAT0,](#page-83-0)...) or any transition (from '0' to '1' or from '1' to '0') on the LLOS_S bit (b0, [STAT0,](#page-83-0)...) will set the LLOS_IS bit (b0, [INTS0](#page-85-0),...) to '1', as selected by the LOS_IES bit (b1, [INTES,](#page-79-0)...). When the LLOS_IS bit (b0, [INTS0,](#page-85-0)...) is '1', an interrupt will be reported by $\overline{\text{INT}}$ if not masked by the LLOS_IM bit (b0, [INTM0,](#page-80-0)...).

Two pins (LLOS0 and LLOS) are dedicated to LLOS indication. Whether LLOS is detected in channel 0 or not, LLOS0 is high for a CLKE1 clock cycle to indicate the start position on LLOS. LLOS indicates LLOS status of all 16 channels in a serial format and repeats every 17 cycles. Refer to [Figure-15.](#page-31-3) LLOS0 and LLOS are updated on the rising edge of CLKE1. When the clock output on CLKE1 is disabled, LLOS0 and LLOS will be held in High-Z state. The output on CLKE1 is controlled by the CLKE1_EN bit (b3, [CLKG](#page-59-0)) and the CLKE1 bit (b2, [CLKG](#page-59-0)). Refer to [section 8.9 on page 105](#page-104-2) for CLKE1 timing characteristics.

LLOS may be counted by an internal Error Counte. Refer to [Section 3.5.6 Error Counter.](#page-37-0)

During LLOS, in Receive Single Rail NRZ Format mode, Receive Dual Rail NRZ Format mode and Receive Dual Rail RZ Format mode, RDPn/RDNn output low level. In Receive Dual Rail Sliced mode RDPn/ RDNn still output sliced data. RCLKn (if available) outputs high level or

XCLK 1 , as selected by the RCKH bit (b7, [RCF0](#page-68-0),...).

During LLOS, if any of AIS, pattern generation in the receive path or Digital Loopback is enabled or automatic digital loopback happens, RDPn/RDNn and RCLKn output corresponding data and clock, and the setting of the RCKH bit (b7, [RCF0,](#page-68-0)...) is ignored. Refer to the corresponding chapters for details.

1. XCLK is derived from MCLK. It is 2.048 MHz in E1 mode.

Table-10 LLOS Criteria

Figure-15 LLOS Indication on Pins

3.5.3.2 System LOS (SLOS)

SLOS can only be detected when the transmit system interface is in Dual Rail NRZ Format mode or in Dual Rail RZ Format mode.

The amplitude and density of the data input from the transmit system side are monitored. When the input '0's are equal to or more than N consecutive pulse intervals, SLOS is declared. When the average density of marks is at least 12.5% for M consecutive pulse intervals starting with a mark, SLOS is cleared. Here N and M are defined by the LAC bit (b7, [LOS,](#page-70-0)...). Refer to [Table-11](#page-32-1) for details.

In E1 mode, SLOS detection supports G.775 and ETSI 300233/ I.431. The criteria are selected by the LAC bit (b7, [LOS,](#page-70-0)...).

When SLOS is detected, the SLOS_S bit (b1, [STAT0,](#page-83-0)...) will be set. A transition from '0' to '1' on the SLOS_S bit (b1, [STAT0](#page-83-0),...) or any transition (from '0' to '1' or from '1' to '0') on the SLOS_S bit (b1, [STAT0,](#page-83-0)...) will set the SLOS_IS bit (b1, [INTS0,](#page-85-0)...) to '1', as selected by the LOS_IES bit (b1, [INTES,](#page-79-0)...). When the SLOS_IS bit (b1, [INTS0](#page-85-0),...) is '1', an interrupt will be reported by $\overline{\text{INT}}$ if not masked by the SLOS_IM bit (b1, [INTM0,](#page-80-0)...).

SLOS may be counted by an internal Error Counter. Refer to [Section 3.5.6 Error Counter.](#page-37-0)

Table-11 SLOS Criteria

Note:

1. System input ports are schmitt-trigger inputs)

3.5.3.3 Transmit LOS (TLOS)

ENESAS

The amplitude and density of the data output on the transmit line side are monitored. When the amplitude of the data is less than a certain voltage for a certain period, TLOS is declared. The voltage is defined by the TALOS[1:0] bits (b3~2, [LOS,](#page-70-0)...). The period is defined by the TDLOS[1:0] bits (b1~0, [LOS,](#page-70-0)...). When a valid pulse is detected, i.e., the amplitude is above the setting in the TALOS[1:0] bits (b3~2, [LOS,](#page-70-0)...), TLOS is cleared.

When TLOS is detected, the TLOS_S bit (b2, [STAT0](#page-83-0),...) will be set. A transition from '0' to '1' on the TLOS_S bit (b2, [STAT0](#page-83-0),...) or any transition (from '0' to '1' or from '1' to '0') on the TLOS_S bit (b2, [STAT0,](#page-83-0)...) will set the TLOS_IS bit (b2, [INTS0](#page-85-0),...) to '1', as selected by the TLOS_IES bit (b2, [INTES](#page-79-0),...). When the TLOS IS bit (b2, [INTS0,](#page-85-0)...) is '1', an interrupt will be reported by $\overline{\text{INT}}$ if not masked by the TLOS_IM bit (b2, [INTM0,](#page-80-0)...).

TLOS may be counted by an internal Error Counter. Refer to [Section 3.5.6 Error Counter.](#page-37-0)

TLOS can be used to monitor the LOS in the transmit line side between two channels. The connection between the two channels is shown in [Figure-16](#page-33-2). The two channels can be of the same device or different devices on the premises that the transmit line interfaces are in the same mode and at least the output of one channel is in High-Z state. [Table-12](#page-33-1) lists each results in this case. In the left two columns, the OE bit (b6, [TCF0,](#page-64-0)...) of the two channels controls the output status in the transmit line side to ensure that at least one channel is in High-Z state.

Table-12 TLOS Detection Between Two Channels

The middle two columns list the internal operation status. In the right two columns, the TLOS_S bit (b2, [STAT0,](#page-83-0)...) of the two channels indicates the TLOS status in the transmit line side.

Figure-16 TLOS Detection Between Two Channels

3.5.4 ALARM INDICATION SIGNAL (AIS) DETECTION AND GEN-ERATION

3.5.4.1 Alarm Indication Signal (AIS) Detection

AIS is monitored in both the receive path and the transmit path.

When the mark density in the received data or in the data input from the transmit system side meets certain criteria, AIS is declared or cleared. In E1 mode, the criteria are in compliance with ITU G.775 or ETSI 300233, as selected by the LAC bit (b7, [LOS,](#page-70-0)...). Refer to [Table-13](#page-34-3) for details.

Table-13 AIS Criteria

When AIS is detected in the receive path, the LAIS_S bit (b6, [STAT1](#page-84-0),...) will be set. A transition from '0' to '1' on the LAIS_S bit (b6, [STAT1](#page-84-0),...) or any transition (from '0' to '1' or from '1' to '0') on the LAIS S bit (b6, [STAT1](#page-84-0),...) will set the LAIS_IS bit (b6, [INTS1,](#page-86-0)...) to '1', as selected by the AIS_IES bit (b6, [INTES](#page-79-0),...). When the LAIS_IS bit (b6, [INTS1](#page-86-0),...) is '1', an interrupt will be reported by $\overline{\text{INT}}$ if not masked by the LAIS_IM bit (b6, [INTM1,](#page-81-0)...).

When AIS is detected in the transmit path, the SAIS S bit (b7, [STAT1](#page-84-0),...) will be set. A transition from '0' to '1' on the SAIS S bit (b7, [STAT1](#page-84-0),...) or any transition (from '0' to '1' or from '1' to '0') on the SAIS_S bit (b7, [STAT1](#page-84-0),...) will set the SAIS_IS bit (b7, [INTS1](#page-86-0),...) to '1', as selected by the AIS_IES bit (b6, [INTES,](#page-79-0)...). When the SAIS_IS bit (b7, [INTS1,](#page-86-0)...) is '1', an interrupt will be reported by $\overline{\text{INT}}$ if not masked by the SAIS IM bit (b7, [INTM1](#page-81-0),...).

AIS may be counted by an internal Error Counte. Refer to [Section 3.5.6 Error Counter.](#page-37-0)

3.5.4.2 (Alarm Indication Signal) AIS Generation

AIS can be generated automatically in the receive path and the transmit path.

In the receive path, when the ASAIS_LLOS bit (b2, [AISG](#page-72-0),...) is set, AIS will be generated automatically once LLOS is detected. When the ASAIS_SLOS bit (b3, [AISG,](#page-72-0)...) is set, AIS will be generated automatically once SLOS is detected. When AIS is generated, RDPn/RDNn output all '1's. RCLKn (if available) outputs XCLK.

In the transmit path, when the ALAIS LLOS bit (b0, [AISG,](#page-72-0)...) is set, AIS will be generated automatically once LLOS is detected. When the ALAIS SLOS bit (b1, [AISG](#page-72-0),...) is set, AIS will be generated automatically once SLOS is detected. When AIS is generated, TTIPn/TRINGn output all '1's.

In the transmit path, the AIS transmission is controled by the TXAIS bit (b4, AISG,...). When the TXAIS bit (b4, AISG,...) is set to '1', all '1's pattern is transmitted at TTIPn/TRINGn.

AIS generation uses XCLK 1 as reference clock.

If pattern (including PRBS, ARB and IB) is generated in the same direction, the priority of pattern generation is higher. The generated pattern will overwrite automatic AIS. Refer to [Section 3.5.5.1 Pattern](#page-35-1) [Generation](#page-35-1) for the output data and clock.

^{1.} XCLK is derived from MCLK. It is 2.048 MHz in E1 mode.

3.5.5 PRBS, QRSS, ARB AND IB PATTERN GENERATION AND DETECTION

The pattern includes: Pseudo Random Bit Sequence (PRBS), Quasi-Random Signal Source (QRSS), Arbitrary Pattern (ARB) and Inband Loopback (IB).

3.5.5.1 Pattern Generation

The pattern can be generated in the receive path or the transmit path, as selected by the PG_POS bit (b3, [PG](#page-73-0),...).

The pattern to be generated is selected by the PG_EN[1:0] bits (b5~4, [PG,](#page-73-0)...).

If PRBS is selected, three kinds of PRBS patterns with maximum zero restriction according to ITU-T O.151 and AT&T TR62411 are provided. They are: (2^20 - 1) QRSS per O.150-4.5, (2^15 - 1) PRBS per O.152 and (2^11 - 1) PRBS per O.150, as selected by the PRBG_SEL[1:0] bits (b1~0, [PG](#page-73-0),...).

If ARB is selected, the content is programmed in the ARB[23:0] bits (b7~0, [ARBH](#page-75-0)[~ARBM~](#page-75-1)[ARBL](#page-75-2),...).

If IB is selected, the length of the IB code can be 3 to 8 bits, as determined by the IBGL[1:0] bits (b5~4, [IBL](#page-76-0),...). The content is programmed in the IBG[7:0] bits (b7~0, [IBG,](#page-76-1)...).

The selected pattern is transmitted repeatedly until the PG_EN[1:0] bits (b5~4, [PG,](#page-73-0)...) is set to '00'.

When pattern is generated in the receive path, the reference clock is XCLK or the recovered clock from the received signal, as selected by the PG_CK bit (b6, [PG](#page-73-0),...). The selected reference clock is also output on RCLKn (if available).

When pattern is generated in the transmit path, the reference clock is XCLK¹ or the transmit clock, as selected by the PG_CK bit (b6, [PG,](#page-73-0)...). The transmit clock refers to the clock input on TCLKn (in Transmit Single Rail NRZ Format mode and in Transmit Dual Rail NRZ Format mode) or the clock recovered from the data input on TDPn and TDNn (in Transmit Dual Rail RZ Format mode).

In summary, do the followings step by step to generate pattern:

- Select the generation direction by the PG_POS bit (b3, [PG,](#page-73-0)...);
- Select the reference clock by the PG_CK bit (b6, [PG,](#page-73-0)...);
- Select the PRBS pattern by the PRBG SEL[1:0] bits (b1~0, [PG](#page-73-0),...) when PRBS is to be generated; program the ARB pattern in the ARB[23:0] bits (b7~0, [ARBH~](#page-75-0)[ARBM](#page-75-1)[~ARBL,](#page-75-2)...) when ARB is to be generated; or set the length and the content of the IB code in the IBGL[1:0] bits (b5~4, [IBL,](#page-76-0)...) and in the IBG[7:0] bits (b7~0, [IBG](#page-76-1),...) respectively when IB is to be generated;
- Set the PG_EN[1:0] bits (b5~4, [PG,](#page-73-0)...) to generate the pattern.

1. XCLK is derived from MCLK. It is 2.048 MHz in E1 mode. Will overwrite the generated AIS.

If PRBS or ARB is selected to be generated, the following two steps can be optionally implemented after the pattern is generated:

- Insert a single bit error by writing '1' to the ERR_INS bit (b5, [ERR,](#page-71-0)...)**;**
- Invert the generated pattern by setting the PAG INV bit (b2, [PG,](#page-73-0)...).

If pattern is generated in the receive path, the generated pattern should be encoded by using AMI or HDB3 (for E1) in Receive Dual Rail NRZ Format mode, Receive Dual Rail RZ Format mode and Receive Dual Rail Sliced mode. The encoding rule is selected by the R_CODE bit (b2, [RCF1,](#page-69-0)...).

If pattern is generated in the transmit path, the generated pattern should be encoded by using AMI or HDB3 (for E1). The encoding rule is selected by the T_CODE bit (b2, [TCF1,](#page-65-0)...).

The pattern generation is shown in [Figure-17](#page-35-2) and [Figure-18](#page-35-3).

Figure-17 Pattern Generation (1)

Figure-18 Pattern Generation (2)

The priority of pattern generation is higher than that of AIS generation. If they are generated in the same direction, the generated pattern
3.5.5.2 Pattern Detection

Data received from the line side or data input from the transmit system side may be extracted for pattern detection. The direction of data extraction is determined by the PD_POS bit (b3, [PD,](#page-74-0)...). One of PRBS or ARB pattern is selected for detection and IB detection is always active.

If data is extracted from the receive path, before pattern detection the data should be decoded by using AMI or HDB3 (for E1). The decoding rule is selected by the R CODE bit (b2, [RCF1,](#page-69-0)...).

If data is extracted from the transmit path, before pattern detection the data should be decoded by using AMI or HDB3 (for E1) in Transmit Dual Rail NRZ Format mode and Transmit Dual Rail RZ Format mode. The decoding rule is selected by the T_CODE bit (b2, [TCF1,](#page-65-0)...).

Pseudo Random Bit Sequence (PRBS) /Arbitrary Pattern (ARB) Detection

The extracted data can be optionally inverted by the PAD_INV bit (b2, [PD,](#page-74-0)...) before PRBS/ARB detection.

The extracted data is used to compare with the desired pattern. The desired pattern is re-generated from the extracted data if the desired pattern is (2^20 - 1) QRSS per O.150-4.5, (2^15 - 1) PRBS per O.152 or (2^11 - 1) PRBS per O.150; or the desired pattern is programmed in the ARB[23:0] bits (b7~0, [ARBH](#page-75-0)[~ARBM~](#page-75-1)[ARBL](#page-75-2),...) if the desired pattern is ARB. The desired pattern is selected by the PAD SEL[1:0] bits (b1~0, [PD](#page-74-0),...).

In summary, do the followings step by step to detect PRBS/ARB:

- Select the detection direction by the PD_POS bit (b3, [PD,](#page-74-0)...);
- Set the ARB[23:0] bits (b7~0, [ARBH~](#page-75-0)[ARBM](#page-75-1)[~ARBL,](#page-75-2)...) if the ARB pattern is desired - this step is omitted if the PRBS pattern is desired;
- Select the desired PRBS/ARB pattern by the PAD_SEL[1:0] bits (b1~0, [PD](#page-74-0),...).

The priority of decoding, data inversion, pattern re-generation, bit programming and pattern comparison is shown in [Figure-19.](#page-36-0)

Figure-19 PRBS / ARB Detection

During comparison, if the extracted data coincides with the re-generated PRBS pattern or the programmed ARB pattern for more than 64-bit hopping window, the pattern is synchronized and the PA_S bit (b5, [STAT1](#page-84-0),...) will be set.

In synchronization state, if more than 6 PRBS/ARB errors are detected in a 64-bit hopping window, the pattern is out of synchronization and the PA_S bit (b5, [STAT1](#page-84-0),...) will be cleared.

In synchronization state, each mismatched bit will generate a PRBS/ ARB error. When a PRBS/ARB error is detected during the synchronization, the ERR_IS bit (b1, [INTS2,](#page-87-0)...) will be set and an interrupt will be reported by $\overline{\text{INT}}$ if not masked by the ERR IM bit (b1, [INTM2,](#page-82-0)...). The PRBS/ARB error may be counted by an internal Error Counter. Refer to [Section 3.5.6 Error Counter.](#page-37-0)

A transition from '0' to '1' on the PA_S bit (b5, [STAT1,](#page-84-0)...) or any transition (from '0' to '1' or from '1' to '0') on the PA_S bit (b5, [STAT1](#page-84-0),...) will set the PA_IS bit (b5, [INTS1,](#page-86-0)...) to '1', as selected by the PA_IES bit (b5, [INTES](#page-79-0),...). When the PA_IS bit (b5, [INTS1](#page-86-0),...) is '1', an interrupt will be reported by $\overline{\text{INT}}$ if not masked by the PA IM bit (b5, [INTM1](#page-81-0),...).

Inband Loopback (IB) Detection

The extracted data is used to compare with the target IB code. The length of the target activate/deactivate IB code can be 3 to 8 bits, as determined by the IBAL[1:0]/IBDL[1:0] bits (b3~2/b1~0, [IBL](#page-76-0),...). The content of the target activate/deactivate IB code is programmed in the IBA[7:0]/IBD[7:0] bits (b7~0, [IBDA](#page-77-0)/[IBDD](#page-77-1),...). Refer to [Figure-20](#page-37-1).

Figure-20 IB Detection

During comparison, if the extracted data coincides with the target activate/deactivate IB code with no more than 10^{-2} bit error rate for a certain period, the IB code is detected. The period depends on the setting of the AUTOLP bit (b3, [LOOP](#page-78-0),...).

If the AUTOLP bit (b3, [LOOP](#page-78-0),...) is '0', Automatic Digital/Remote Loopback is disabled. In this case, when the activate IB code is detected for more than 40 ms, the IBA_S bit (b1, [STAT1](#page-84-0),...) will be set to indicate the activate IB code detection; when the deactivate IB code is detected for more than 40 ms (T1/J1 mode) / 30 ms (E1 mode), the IBD_S bit (b0, [STAT1](#page-84-0),...) will be set to indicate the deactivate IB code detection.

If the AUTOLP bit (b3, [LOOP](#page-78-0),...) is '1', Automatic Digital/Remote Loopback is enabled. In this case, when the activate IB code is detected for more than 5.1 seconds, the IBA_S bit (b1, [STAT1](#page-84-0),...) will be set to indicate the activate IB code detection. The detection of the activate IB code in the receive path will activate Remote Loopback or the detection of the activate IB code in the transmit path will activate Digital Loopback (refer to [Section 3.5.7.2 Remote Loopback](#page-40-0) & [Section 3.5.7.3 Digital](#page-41-0) [Loopback\)](#page-41-0). When the deactivate IB code is detected for more than 5.1 seconds, the IBD_S bit (b0, [STAT1](#page-84-0),...) will be set to indicate the deactivate IB code detection. The detection of the deactivate IB code in the receive path will deactivate Remote Loopback or the detection of the deactivate IB code in the transmit path will deactivate Digital Loopback (refer to [Section 3.5.7.2 Remote Loopback](#page-40-0) & [Section 3.5.7.3 Digital](#page-41-0) [Loopback\)](#page-41-0).

A transition from '0' to '1' on the IBA_S/IBD_S bit (b1/b0, [STAT1](#page-84-0),...) or any transition (from '0' to '1' or from '1' to '0') on the IBA_S/IBD_S bit (b1/b0, [STAT1,](#page-84-0)...) will set the IBA_IS/IBD_IS bit (b1/b0, [INTS1,](#page-86-0)...) to '1'

respectively, as selected by the IB_IES bit (b0, [INTES,](#page-79-0)...). When the IBA_IS/IBD_IS bit (b1/b0, [INTS1,](#page-86-0)...) is '1', an interrupt will be reported on INT if not masked by the IBA_IM/IBD_IM bit (b1/b0, [INTM1,](#page-81-0)...).

3.5.6 ERROR COUNTER

An internal 16-bit Error Counter is used to count one of the following errors:

- LBPV: BPV/CV detected in the receive path (line side);
- LEXZ: EXZ detected in the receive path (line side);
- LBPV + LEXZ: BPV/CV and EXZ detected in the receive path (line side);
- SBPV: BPV/CV detected in the transmit path (system side) (disabled in Transmit Single Rail NRZ Format mode);
- SEXZ: EXZ detected in the transmit path (system side);
- SBPV + SEXZ: BPV/CV and EXZ detected in the transmit path (system side) (disabled in Transmit Single Rail NRZ Format mode);
- PRBS/ARB error.

The CNT_SEL[2:0] bits (b4~2, [ERR,](#page-71-0)...) select one of the above errors to be counted.

The Error Counter is buffered. It is updated automatically or manu-ally, as determined by the CNT MD bit (b1, [ERR](#page-71-0),...).

The Error Counter is accessed by reading the ERRCH and ERRCL registers.

3.5.6.1 Automatic Error Counter Updating

When the CNT_MD bit (b1, [ERR](#page-71-0),...) is '1', the Error Counter is updated every one second automatically.

The one-second timer uses MCLK as clock reference. The expiration of each one second will set the TMOV_IS bit (b0, [INTTM\)](#page-61-0) and induce an interrupt reported by INT if not masked by the TMOV_IM bit (b0, [GCF](#page-58-0)).

When each one second expires, the Error Counter transfers the accumulated error numbers to the ERRCH and ERRCL registers and the Error Counter will be cleared to start a new round counting. The ERRCH and ERRCL registers should be read in the next second, otherwise they will be overwritten.

When the ERRCH and ERRCL registers are all '1's and there is still error to be accumulated, the registers will be overflowed. The overflow is indicated by the CNTOV_IS bit (b0, [INTS2](#page-87-0),...) and will induce an interrupt reported by $\overline{\text{INT}}$ if not masked by the CNTOV IM (b0, [INTM2,](#page-82-0)...).

The process of automatic Error Counter updating is illustrated in [Figure-21](#page-38-0).

Figure-21 Automatic Error Counter Updating

3.5.6.2 Manual Error Counter Updating

When the CNT_MD bit (b1, [ERR](#page-71-0),...) is '0', the Error Counter is updated manually.

When there is a transition from '0' to '1' on the CNT_STOP bit (b0, [ERR](#page-71-0),...), the Error Counter transfers the accumulated error numbers to the ERRCH and ERRCL registers and the Error Counter will be cleared to start a new round counting. The ERRCH and ERRCL registers should be read in the next round of error counting, otherwise they will be overwritten.

When the ERRCH and ERRCL registers are all '1's and there is still error to be accumulated, the registers will be overflowed. The overflow is indicated by the CNTOV_IS bit (b0, [INTS2](#page-87-0),...) and will induce an interrupt reported by $\overline{\text{INT}}$ if not masked by the CNTOV IM (b0, [INTM2,](#page-82-0)...).

The process of manual Error Counter updating is illustrated in [Figure-22](#page-38-1).

Figure-22 Manual Error Counter Updating

3.5.7 LOOPBACK

There are four kinds of loopback:

- Analog Loopback
- Remote Loopback
- Digital Loopback

Refer to [Figure-1](#page-9-0) for loopback location.

3.5.7.1 Analog Loopback

Analog Loopback is enabled by the ALP bit (b0, [LOOP,](#page-78-0)...). The data stream to be transmitted on the TTIPn/TRINGn pins is internally looped to the RTIPn/RRINGn pins.

In Analog Loopback mode, the data stream to be transmitted is still output to the line side, while the data stream received from the line side is covered by the Analog Loopback data.

Anytime when Analog Loopback is set, the other loopbacks (i.e., Digital Loopback and Remote Loopback) are disabled.

In Analog Loopback, the priority of the diagnostic facilities in the receive path is: pattern generation > looped data. AIS generation is disabled in both the receive path and the transmit path. Refer to [Figure-](#page-39-0)[23](#page-39-0).

Figure-23 Priority Of Diagnostic Facilities During Analog Loopback

3.5.7.2 Remote Loopback

Remote Loopback can be configured manually or automatically. Either manual Remote Loopback configuration or automatic Remote Loopback configuration will enable Remote Loopback.

Manual Remote Loopback is enabled by the RLP bit (b1, [LOOP,](#page-78-0)...).

Automatic Remote Loopback is enabled when the pattern detection is assigned in the receive path (i.e., the PD_POS bit (b3, [PD](#page-74-0),...) is '0') and the AUTOLP bit (b3, [LOOP,](#page-78-0)...) is '1'. The corresponding channel will enter Remote Loopback when the activate IB code is detected in the receive path for more than 5.1 sec.; and will return from Remote Loopback when the deactivate IB code is detected in the receive path for more than 5.1 sec. Refer to [section Inband Loopback \(IB\) Detection on](#page-37-2) [page 38](#page-37-2) for details. When automatic Remote Loopback is active, setting the AUTOLP bit (b3, [LOOP,](#page-78-0)...) back to '0' will also stop automatic Remote Loopback. The setting of the PD_POS bit (b3, [PD](#page-74-0),...) should not be changed during automatic Remote Loopback. The AUTOLP S bit (b7, [STAT0,](#page-83-0)...) indicates the automatic Remote Loopback status.

In Remote Loopback mode, the data stream output from the RJA (if enabled) is internally looped to the Waveform Shaper. The data stream received from the line side is still output to the system side, while the data stream input from the system side is covered by the Remote Loopback data and the status on TCLKn does not affect the Remote Loopback. However, the BPV/CV, EXZ, SLOS, AIS and pattern detection in the transmit path still monitors the data stream input from the system side.

In Remote Loopback mode, the priority of the diagnostic facilities in the receive path is: pattern generation > AIS generation; the priority of the diagnostic facilities in the transmit path is: pattern generation > looped data. AIS generation is disabled in the transmit path. Refer to [Figure-24](#page-40-1).

Figure-24 Priority Of Diagnostic Facilities During Manual Remote Loopback

3.5.7.3 Digital Loopback

The Digital Loopback can be configured manually or automatically. Either manual Digital Loopback configuration or automatic Digital Loopback configuration will enable Digital Loopback.

Manual Digital Loopback is enabled by the DLP bit (b2, [LOOP,](#page-78-0)...).

Automatic Digital Loopback is enabled when the pattern detection is assigned in the transmit path (i.e., the PD_POS bit (b3, [PD](#page-74-0),...) is '1') and the AUTOLP bit (b3, [LOOP](#page-78-0),...) is '1'. The corresponding channel will enter Digital Loopback when the activate IB code is detected in the transmit path for more than 5.1 sec.; and will return from Digital Loopback when the deactivate IB code is detected in the transmit path for more than 5.1 sec. Refer to [section Inband Loopback \(IB\) Detection on](#page-37-2) [page 38](#page-37-2) for details. When automatic Digital Loopback is active, setting the AUTOLP bit (b3, [LOOP,](#page-78-0)...) back to '0' will also stop automatic Digital

Loopback. The setting of the PD_POS bit (b3, [PD,](#page-74-0)...) should not be changed during automatic Digital Loopback. The AUTOLP_S bit (b7, [STAT0](#page-83-0),...) indicates the automatic Digital Loopback status.

In Digital Loopback mode, the data stream output from the TJA (if enabled) is internally looped to the Decoder (if enabled). The data stream to be transmitted is still output to the line side, while the data stream received from the line side is covered by the Digital Loopback data. However, LLOS and AIS detection in the receive path still monitors the data stream received from the line side.

In Digital Loopback mode, the priority of the diagnostic facilities in the receive path is: pattern generation > looped data; the priority of the diagnostic facilities in the transmit path is: pattern generation > looped data > AIS generation. AIS generation is disabled in the receive path.

Figure-25 Priority Of Diagnostic Facilities During Digital Loopback

3.5.8 CHANNEL 0 MONITORING

Channel 0 can be used as a monitoring channel when not used as a regular channel. Channel 0 support G.772 Monitoring and Jitter Measurements.

3.5.8.1 G.772 Monitoring

Selected by the MON[5:0] bits (b5~0, MON), any receiver or transmitter of the other 15 channels can be monitored by channel 0 (as shown in [Figure-26\)](#page-42-0).

When the G.772 Monitoring is implemented (the MON[5:0] bits (b5~0, MON) is not '0'), the registers of the receiver of channel 0 should be the same as those of the selected receiver /transmitter except the line interface related registers.

Once the G.772 Monitoring is implemented, the receiver of channel 0 switches to External Impedance Matching mode automatically, and the setting in the R_TERM[2:0] bits (b2~0, RCF0,...) of channel 0 is ignored.

During the G.772 Monitoring, channel 0 processes as normal after data is received from the selected path and the operation of the monitored path is not effected.

The signal which is monitored goes through the Clock & Data Recovery of monitoring channel (channel 0). The monitored clock can output on RCLK0. The monitored data can be observed digitally on the output pin of RCLK0, RD0/RDP0 and RDN0. LOS detector is still in use in channel 0 for the monitored signal.

In monitoring mode, channel 0 can be configured to Remote Loopback. The signal which is being monitored will output on TTIP0 and TRING0. The output signal can then be connected to a standard test equipment for non-intrusive monitoring.

Figure-26 G.772 Monitoring

3.5.8.2 Jitter Measurement (JM)

ENESAS

The RJA of channel 0 consists of a Jitter Measurement (JM) module. When the RJA is enabled in channel 0, the JM is used to measure the positive and negative peak value of the demodulated jitter signal of the received data stream. The bandwidth of the measured jitter is selected by the JM_BW bit (b0, JM).

The greatest positive peak value monitored in a certain period is indicated by the JIT_PH and JIT_PL registers, while the greatest negative peak value monitored in the same period is indicated by the JIT_NH and JIT_NL registers. The relationship between the greatest positive /negative peak value and the indication in the corresponding registers is:

Positive Peak = [JIT_PH, JIT_PL] / 16 (UIpp);

Negative Peak = [JIT_NH, JIT_NL] / 16 (UIpp).

The period is determined by the JM_MD bit (b1, JM).

When the JM_MD bit (b1, JM) is '1', the period is one second automatically. The one-second timer uses MCLK as clock reference. The expiration of each one second will set the TMOV_IS bit (b0, INTTM) and induce an interrupt reported by \overline{INT} if not masked by the TMOV IM bit (b0, GCF). The TMOV_IS bit (b0, INTTM) is cleared after a '1' is written to this bit. When each one second expires, internal buffers transfer the greatest positive/negative peak value accumulated in this one second to the JIT_PH and JIT_PL / JIT_NH and JIT_NL registers respectively and the internal buffers will be cleared to start a new round measurement. The registers should be read in the next second, otherwise they will be overwritten. Refer to [Figure-27](#page-43-0) for the process.

When the JM_MD bit (b1, JM) is '0', the period is controlled by the JM_STOP bit (b2, JM) manually. When there is a transition from '0' to '1' on the JM_STOP bit (b2, JM), the internal buffers transfer the greatest positive/negative peak value accumulated in this period to the JIT_PH and JIT_PL / JIT_NH and JIT_NL registers respectively and the internal buffers will be cleared to start a new round measurement. The registers should be read in the next round of jitter measurement, otherwise they will be overwritten. Refer to [Figure-28](#page-43-1) for the process.

Figure-28 Manual JM Updating

3.6 CLOCK INPUTS AND OUTPUTS

The IDT82P20516 provides two kinds of clock outputs:

• Free running clock outputs on CLKE1

The following Clock Input is provided:

• MCLK as programmable reference timing for the IDT82P20516.

3.6.1 FREE RUNNING CLOCK OUTPUTS ON CLKE1

An internal clock generator uses MCLK as reference to generate all the clocks required by internal circuits and CLKE1 outputs. MCLK should be a clock with +/-50 ppm (in E1 mode) accuracy. The clock frequency of MCLK is 1.544/2.048 X N MHz ($1 \le N \le 8$, N is an integer number), as determined by MCKSEL[3:0]. Refer to [Chapter 2 Pin](#page-11-0) [Description](#page-11-0) for details.

The outputs on CLKE1 are free running (locking to MCLK). The output of CLKE1 is determined by the CLKE1_EN bit (b3, [CLKG](#page-59-0)) and the CLKE1 bit (b2, [CLKG\)](#page-59-0). Refer to [Table-14.](#page-44-0)

Table-14 Clock Output on CLKE1

3.6.2 MCLK, MASTER CLOCK INPUT

MCLK provides a stable reference timing for the IDT82P20516. MCLK should be a clock with +/-50 ppm (in E1 mode) accuracy. The clock frequency of MCLK is set by pins MCKSEL[3:0] and can be N x 1.544 MHz or N x 2.048 MHz with $1 \le N \le 8$ (N is an integer number). Refer to [MCKSEL\[3:0\] pin description](#page-14-0) for details.

If there is a loss of MCLK (duty cycle is less than 30% for 10 μ s), the device will enter power down. In this case, both the receive and transmit circuits are turned off. The pins on the line interface will be in High-Z state. The pins on receive system interface will be in High-Z state or in low level, as selected by the RHZ bit (b6, [RCF0](#page-68-0),...). The input on the

transmit system interface is ignored and the output on the transmit system interface will be in High-Z state. Refer to [Section 3.2.7 Receiver](#page-22-0) [Power Down](#page-22-0) and [Section 3.3.7 Transmitter Power Down](#page-28-0) for details.

If MCLK recovers after loss of MCLK the device will be reset automatically.

3.6.3 XCLK, INTERNAL REFERENCE CLOCK INPUT

XCLK is derived from MCLK. For the respective channel, it is 2.048 MHz in E1 mode. XCLK is used as selectable reference clock for

- pattern /AIS generation
- RCLKn in LLOS
- Loss of TCLKn to determine Transmit Output High-Z.

3.7 INTERRUPT SUMMARY

There are altogether 20 kinds of interrupt sources as listed in [Table-](#page-46-0)[15](#page-46-0). Among them, No.1 to No.19 are per-channel interrupt sources, while No. 20 is a global interrupt source.

For interrupt sources from No.1 to No.10, the occurrence of the event will cause the corresponding Status bit to be set to '1'. And selected by the Interrupt Trigger Edges Select bit, either a transition from '0' to '1' or any transition from '0' to '1' or from '1' to '0' of the Status bit will cause the Interrupt Status bit to be set to '1', which indicates the occurrence of an interrupt event.

For interrupt sources from No.11 to No.20, the occurrence of the event will cause the corresponding Interrupt Status Bit to be set to '1'.

All the interrupt can be masked by the GLB_IM bit (b1, [GCF](#page-58-0)) globally or by the corresponding interrupt mask bit individually. For all the interrupt sources, if not masked, the occurrence of the interrupt event will trigger an interrupt indicated by the INT pin. For per-channel interrupt sources, if not masked, the occurrence of the interrupt event will also cause the corresponding INT_CHn bit [\(INTCH](#page-60-0)1~3) to be set '1'.

An interrupt event is cleared by writing '1' to the corresponding Interrupt Status bit. The INT_CHn bit ([INTCH1](#page-60-0)~3) will not be cleared until all the interrupts in the corresponding channel are acknowledged. The INT pin will be inactive until all the interrupts are acknowledged. Refer to [Figure-29](#page-47-0) for interrupt service flow.

Table-15 Interrupt Summary

Figure-29 Interrupt Service Process

4 MISCELLANEOUS

4.1 RESET

The reset operation resets all registers, state machines as well as I/O pins to their default value or status.

The IDT82P20516 provides 4 kinds of reset:

- Power-on reset;
- Hardware reset;
- Global software reset;
- Per-channel software reset.

The Power-on, Hardware and Global software reset operations reset all the common blocks (including clock generator/synthesizer and microprocessor interface) and channel-related parts. The Per-channel software reset operation resets the channel-related parts. [Figure-30](#page-48-0) shows a general overview of the reset options.

During reset, all the line interface pins (i.e., TTIPn/TRINGn and RTIPn/RRINGn) are in High-Z state.

After reset, all the items listed in [Table-16](#page-48-1) are true.

Table-16 After Reset Effect Summary

Figure-30 Reset

4.1.1 POWER-ON RESET

Power-on reset is initiated during power-up. When all VDD inputs (1.8V and 3.3V) reach approximately 60% of the standard value of VDD, power-on reset begins. If MCLK is applied, power-on reset will complete within 1 ms maximum; if MCLK is not applied, the device remains in reset state.

4.1.2 HARDWARE RESET

Pulling the RST pin to low will initiate hardware reset. The reset cycle should be more than 1 μ s. If the $\overline{\text{RST}}$ pin is held low continuously, the device remains in reset state.

4.1.3 GLOBAL SOFTWARE RESET

Writing the RST register will initiate global software reset. Once initiated, global software reset completes in 1 µs maximum.

4.1.4 PER-CHANNEL SOFTWARE RESET

Writing a '1' to the CHRST bit (b1, [CHCF,](#page-61-1)...) will initiate per-channel software reset. Once initiated, per-channel software reset completes in 1 µs maximum and the CHRST bit (b1, [CHCF](#page-61-1),...) is self cleared.

This reset is different from other resets, for:

- It does not reset the E1 bit (b0, [CHCF](#page-61-1),...). That is, the operation mode of each channel is not changed;
- It does not reset the global registers, state machines and common pins (including the pins of clock generator, microprocessor interface and JTAG interface);
- It does not reset the other channels.

4.2 MICROPROCESSOR INTERFACE

The microprocessor interface provides access to read and write the registers in the device. The interface consists of:

• Serial microprocessor interface;

4.3 POWER UP

No power up sequencing for the VDD inputs (1.8 V and 3.3 V) has to be provided for the IDT82P20516. A Power-on reset will be initiated during power up. Refer to [Section 4.1 Reset](#page-48-2).

4.4 HITLESS PROTECTION SWITCHING (HPS) SUM-MARY

In today's telecommunication systems, ensuring no traffic loss is becoming increasingly important. To combat these problems, redundancy protection must be built into the systems carrying this traffic. There are many types of redundancy protection schemes, including 1+1 and 1:1 hardware protection without the use of external relays. Refer to [Figure-31](#page-50-0), [Figure-32](#page-51-0) and [Figure-33](#page-52-0) for different protection schemes. The IDT82P20516 provides an enhanced architecture to support both protection schemes.

IDT82P20516 highlights for HPS support:

- Independent programmable receive and transmit high impedance for Tip and Ring inputs and outputs to support 1+1 and 1:1 redundancy
- Fully integrated receive termination, required to support 1:1 redundancy
- Enhanced internal architecture to guarantee High Impedance for Tip and Ring Inputs and Outputs during Power Off or Power Failure
- Asynchronous hardware control (OE, RIM) for fast global high impedance of receiver and transmitter (hot switching between working and backup board)

Rx: Partially Internal Impedance Matching mode. A fixed external 120 Ω resistor is placed on the backplane and provides a common termination for E1 applications. The R_TERM[2:0] bits (b2~0, [RCF0,](#page-68-0)...) setting is as follows: '010' for E1 120 Ω twisted pair cable and '011' for E1 75 Ω coaxial cable.

Tx: Internal Impedance Matching mode. The T_TERM[2:0] bits (b2~0, [TCF0](#page-64-0),...) setting is as follows: '010' for E1 120 Ω twisted pair cable and '011' for E1 75 Ω coaxial cable.

Rx: Fully Internal Impedance Matching mode. In this mode, there is no external resistor required. The R_TERM[2:0] bits (b2~0, [RCF0](#page-68-0),...) setting is as follows: '010' for E1 120 Ω twisted pair cable and '011' for E1 75 Ω coaxial cable. **Tx:** Internal Impedance Matching mode. The T_TERM[2:0] bits (b2~0, [TCF0,](#page-64-0)...) setting is as follows: '010' for E1 120 Ω twisted pair cable and '011' for E1 75 Ω coaxial cable.

backup line card

Rx: 75 Ω External Impedance Matching mode. In this mode, there is no external resistor required. The RIM pin should be left open and the configuration of the R_TERM[2:0] bits (b2~0, [RCF0,](#page-68-0)...) is ignored.

Tx: 75 Ω Internal Impedance Matching mode. The T_TERM[2:0] bits (b2~0, [TCF0,](#page-64-0)...) should be set to '011'.

Figure-33 1+1 HPS Scheme, E1 75 ohm Single-Ended Interface (Shared Common Transformer)

5 PROGRAMMING INFORMATION

5.1 REGISTER MAP

5.1.1 GLOBAL REGISTER

5.1.2 PER-CHANNEL REGISTER

Only the address of channel 1 is listed in the 'Address (Hex)' column of the following table. For the addresses of the other channels, refer to the description of each register.

16-CHANNEL SHORT HAUL E1 LINE INTERFACE UNIT

IDT82P20516 16-CHANNEL SHORT HAUL E1 LINE INTERFACE UNIT

RENESAS

5.2 REGISTER DESCRIPTION

5.2.1 GLOBAL REGISTER

ID - Device ID Register

RST - Global Reset Register

GCF - Global Configuration Register

MON - G.772 Monitor Configuration Register

GPIO - General Purpose I/O Pin Definition Register

CLKG - CLKE1 Generation Control Register

ENESAS

INTCH1 - Interrupt Requisition Source Register 1

INTCH2 - Interrupt Requisition Source Register 2

INTCH3 - Interrupt Requisition Source Register 3

INTTM - One Second Timer Interrupt Status Register

5.2.2 PER-CHANNEL REGISTER

CHCF - Channel Configuration Register

TJA - Transmit Jitter Attenuation Configuration Register

RJA - Receive Jitter Attenuation Configuration Register

TCF0 - Transmit Configuration Register 0

TCF1 - Transmit Configuration Register 1

PULS - Transmit Pulse Configuration Register

SCAL - Amplitude Scaling Control Register

AWG0 - Arbitrary Waveform Generation Control Register 0

AWG1 - Arbitrary Waveform Generation Control Register 1

RCF0 - Receive Configuration Register 0

RCF1 - Receive Configuration Register 1

RCF2 - Receive Configuration Register 2

LOS - LOS Configuration Register

ERR - Error Detection & Insertion Control Register

AISG - AIS Generation Control Register

PG - Pattern Generation Control Register

PD - Pattern Detection Control Register

ARBL - Arbitrary Pattern Generation / Detection Low-Byte Register

ARBM - Arbitrary Pattern Generation / Detection Middle-Byte Register

ARBH - Arbitrary Pattern Generation / Detection High-Byte Register

IBL - Inband Loopback Control Register

IBG - Inband Loopback Generation Code Definition Register

IBDA - Inband Loopback Detection Target Activate Code Definition Register

IBDD - Inband Loopback Detection Target Deactivate Code Definition Register

LOOP - Loopback Control Register

INTES - Interrupt Trigger Edges Select Register

INTM0 - Interrupt Mask Register 0

INTM1 - Interrupt Mask Register 1

INTM2 - Interrupt Mask Register 2

STAT0 - Status Register 0

STAT1 - Status Register 1

RENESAS

INTS0 - Interrupt Status Register 0

INTS1 - Interrupt Status Register 1

INTS2 - Interrupt Status Register 2

ERRCL - Error Counter Low-Byte Register

ERRCH - Error Counter High-Byte Register

JM - Jitter Measurement Configuration For Channel 0 Register

JIT_PL - Positive Peak Jitter Measurement Low-Byte Register

JIT_PH - Positive Peak Jitter Measurement High-Byte Register

JIT_NL - Negative Peak Jitter Measurement Low-Byte Register

JIT_NH - Negative Peak Jitter Measurement High-Byte Register

6 JTAG

The IDT82P20516 supports the digital Boundary Scan Specification as described in the IEEE 1149.1 standards.

The boundary scan architecture consists of data and instruction registers plus a Test Access Port (TAP) controller. The control of the TAP is achieved through signals applied to the Test Mode Select (TMS) and Test Clock (TCK) input pins. Data is shifted into the registers via the Test Data Input (TDI) pin, and shifted out of the registers via the Test Data Output (TDO) pin. Both TDI and TDO are clocked at a rate determined by TCK.

The JTAG boundary scan registers include BSR (Boundary Scan Register), DIR (Device Identification Register), BR (Bypass Register) and IR (Instruction Register). These will be described in the following pages. Refer to [Figure-34](#page-91-0) for architecture.

Figure-34 JTAG Architecture

6.1 JTAG INSTRUCTION REGISTER (IR)

The IR with instruction decode block is used to select the test to be executed or the data register to be accessed or both.

The instructions include: EXTEST, SAMPLE/PRELOAD, IDCODE, BYPASS, CLAMP and HIGHZ.

6.2 JTAG DATA REGISTER

6.2.1 DEVICE IDENTIFICATION REGISTER (IDR)

The IDR can be set to define the Version, the Part Number, the Manufacturer Identity and a fixed bit.

6.2.2 BYPASS REGISTER (BYP)

The BYP consists of a single bit. It can provide a serial path between the TDI input and the TDO output. Bypassing the BYR will reduce test access times.

6.2.3 BOUNDARY SCAN REGISTER (BSR)

The bidirectional ports interface to 2 boundary scan cells:

- In cell: The input cell is observable only.
- Out cell: The output cell is controllable and observable.

6.3 TEST ACCESS PORT (TAP) CONTROLLER

The TAP controller is a 16-state synchronous state machine. The states include: Test Logic Reset, Run-Test/Idle, Select-DR-Scan, Capture-DR, Shift-DR, Exit1-DR, Pause-DR, Exit2-DR, Update-DR, Select-IR-Scan, Capture-IR, Shift-IR, Exit1-IR, Pause-IR, Exit2-IR and Update-IR.

[Figure-35](#page-92-0) shows the state diagram. Note that the figure contains two main branches to access either the data or instruction registers. The value shown next to each state transition in this figure states the value present at TMS at each rising edge of TCK.

Figure-35 JTAG State Diagram

ENESAS

7 THERMAL MANAGEMENT

The device is designed to operate over the industry temperature range -40 $^{\circ}$ C \sim +85 $^{\circ}$ C. To ensure the functionality and reliability of the device, the maximum junction temperature, T_{imax} , should not exceed 125°C. In some applications, the device will consume more power and a thermal solution should be provided to ensure the junction temperature ${\mathsf T}_{\mathsf j}$ does not exceed ${\mathsf T}_{\mathsf j\mathsf{max}}.$ Below is a table listing thermal data for the IDT82P20516.

Note:

1. Junction-to-Case Thermal Resistance

2. Junction-to-Board Thermal Resistance

3. Junction-to-Ambient Thermal Resistance

7.1 JUNCTION TEMPERATURE

Junction temperature T_{j} is the temperature of package typically at the geographical center of the chip where the device's electrical circuits are. It can be calculated as follows:

> *Equation 1:* $T_i = T_A + P^* \theta_{JA}$

Where:

^θ*JA = Junction-to-Ambient Thermal Resistance of the package*

Tj = Junction Temperature

TA = Ambient Temperature

P = Device Power Consumption

For the IDT82P20516, the above values are:

 θ_{JA} = 23.7 °C/W (when airflow rate is 0 m/s. See the above table)

 T_{imax} = 125 °C

TA = - 40 °C *~ 85* °C

P = Refer to Section 8.3 Device Power Consumption and Dissipation (Typical) 1

7.2 EXAMPLE OF JUNCTION TEMPERATURE CAL-CULATION

Assume:

TA = 85 °C

^θ*JA = 23.7 °C/W (airflow: 0 m/s)*

P = 1.46 W (E1 120 Ω*, 100% ones, External Impedance matching)*

The junction temperature T_{j} can be calculated as follows:

*Tj = TA + P ** θ*JA = 85 °C + 1.46 W X 23.7 °C/W = 119.6 °C*

The junction temperature of *119.6* °C is below the maximum junction temperature of 125 °C, so no extra heat enhancement is required.

In some operation environments, the calculated junction temperature might exceed the maximum junction temperature of 125 °C and an external thermal solution such as a heatsink is required.

7.3 HEATSINK EVALUATION

A heatsink is expanding the surface area of the device to which it is attached. θ_{JA} is now a combination of device case and heatsink thermal resistance, as the heat flowing from the die junction to ambient goes through the package and the heatsink. θ_{JA} can be calculated as follows:

Equation 2:
$$
\qquad \theta_{JA} = \theta_{JC} + \theta_{HA}
$$

Where:

^θ*JC = Junction-to-Case (heatsink) Thermal Resistance*

^θ*HA = Heatsink-to-Ambient Thermal Resistance*

For the IDT82P20516, θ_{JC} is 4.2 °C/*W*.

 θ_{HA} determines which heatsink can be selected to ensure the junction temperature does not exceed T_{imax} . According to Equation 1 and 2, the heatsink-to-ambient thermal resistance θ_{HA} can be calculated as follows:

Equation 3: $\theta_{HA} = (T_i - T_A) / P - \theta_{JC}$

Assume:

$$
T_j = 125 \,^{\circ}\text{C} \, (T_{jmax})
$$
\n
$$
T_A = 85 \,^{\circ}\text{C}
$$
\n
$$
P = 2.72 \, \text{W} \, (\text{E1 75} \, \Omega, \, 100\% \text{ ones}, \text{Fully Internal Impedance matching})
$$
\n
$$
\theta_{\text{JC}} = 4.2 \,^{\circ}\text{C/W}
$$

The Heatsink-to-Ambient thermal resistance θ_{HA} can be calculated as follows:

^θ*HA = (125 °C - 85 °C) / 2.72 W - 4.2 °C/W = 10.51°C/W*

That is, if a heatsink whose heatsink-to-ambient thermal resistance θ_{HA} is below or equal to 10.51 °C/W is used in such operation environment, the junction temperature will not exceed the maximum junction temperature.

8.1 ABSOLUTE MAXIMUM RATINGS

ENESAS

Note:

1. Reference to ground.

2. Human body model.

3. Constant input current.

4. If device power consumption exceeds this value, a heatsink or a fan must be used. Refer to [Chapter 7 Thermal Management](#page-93-0).

Caution:

Exceeding the above values may cause permanent damage. Functional operation under these conditions is not implied. Exposure to absolute maximum rating conditions for extended period may affect device reliability.

8.2 RECOMMENDED OPERATING CONDITIONS

1. An external thermal solution such as heatsink may be required depending on the mode of operation. Refer to [Chapter 7 Thermal Management](#page-93-0).

8.3 DEVICE POWER CONSUMPTION AND DISSIPATION (TYPICAL) 1

Note:

1. Test conditions: VDDx (typical) at 25 °C operating temperature (ambient).

2. The R_OFF bit (b5, [RCF0,](#page-68-0)...) and T_OFF bit (b5, [TCF0,](#page-64-0)...) are set to '1' to enable per-channel power down.

3. The transmitter is in Internal Impedance Matching mode and the receiver is in Fully Internal Impedance Matching mode. That is, the R120IN bit (b4, [RCF0](#page-68-0),...) is set to '1'. And the

T_TERM[2:0] bits (b2~0, [TCF0,](#page-64-0)...) and R_TERM[2:0] bits (b2~0, [RCF0](#page-68-0),...) are set according to different cable conditions.

4. The transmitter is in Internal Impedance Matching mode and the receiver is in Partially Internal Impedance Matching mode. That is, the R120IN bit (b4, [RCF0,](#page-68-0)...) is set to '0'. And the T_TERM[2:0] bits (b2~0, [TCF0,](#page-64-0)...) and R_TERM[2:0] bits (b2~0, [RCF0](#page-68-0),...) are set according to different cable conditions.

5. For E1 mode, both the transmitter and the receiver are in External Impedance Matching mode. That is, the T_TERM[2:0] bits (b2~0, [TCF0,](#page-64-0)...) are set to '111' and the R_TERM[2:0] bits (b2~0, [RCF0,](#page-68-0)...) are set to '1xx'.

8.4 DEVICE POWER CONSUMPTION AND DISSIPATION (MAXIMUM) ¹

Note:

1. Test conditions: VDDx (maximum) at 85 °C operating temperature (ambient).

2. The transmitter is in Internal Impedance Matching mode and the receiver is in Fully Internal Impedance Matching mode. That is, the R120IN bit (b4, [RCF0](#page-68-0),...) is set to '1'. And the T_TERM[2:0] bits (b2~0, [TCF0,](#page-64-0)...) and R_TERM[2:0] bits (b2~0, [RCF0](#page-68-0),...) are set according to different cable conditions.

3. The transmitter is in Internal Impedance Matching mode and the receiver is in Partially Internal Impedance Matching mode. That is, the R120IN bit (b4, [RCF0,](#page-68-0)...) is set to '0'. And the T_TERM[2:0] bits (b2~0, [TCF0,](#page-64-0)...) and R_TERM[2:0] bits (b2~0, [RCF0](#page-68-0),...) are set according to different cable conditions.

4. For E1 mode, both the transmitter and the receiver are in External Impedance Matching mode. That is, the T_TERM[2:0] bits (b2~0, [TCF0,](#page-64-0)...) are set to '111' and the R_TERM[2:0] bits (b2~0, [RCF0,](#page-68-0)...) are set to '1xx'.

8.5 D.C. CHARACTERISTICS

@ TA = -40 to +85 °C, VDDIO = $3.3 \text{ V} \pm 5\%$, VDDD = $1.8 \text{ V} \pm 5\%$

8.6 E1 RECEIVER ELECTRICAL CHARACTERISTICS

8.7 E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

8.8 TRANSMITTER AND RECEIVER TIMING CHARACTERISTICS

Note:

1. Relative to nominal frequency, MCLK = +100 or -100 ppm.

2. RCLK duty cycle width will vary depending on extent of the received pulse jitter displacement. Maximum and minimum RCLK duty cycles are for worst case jitter conditions (0.2 UI displacement for E1 per ITU G.823).

3. For all digital outputs. $C_{load} = 15$ pF.

Figure-37 Receive Clock Timing Diagram

NESAS

8.9 CLKE1 TIMING CHARACTERISTICS

8.10 JITTER ATTENUATION CHARACTERISTICS

Figure-39 E1 Jitter Tolerance Performance

Figure-40 E1 Jitter Transfer Performance

8.11 MICROPROCESSOR INTERFACE TIMING

8.11.1 SERIAL MICROPROCESSOR INTERFACE

A falling transition on \overline{CS} indicates the start of a read/write operation, and a rising transition indicates the end of the operation. After \overline{CS} is set to low, a 5-bit instruction on SDI is input to the device on the rising edge of SCLK. If the MSB is '1', it is a read operation. If the MSB is '0', it is a

write operation. Following the instruction, an 11-bit address is clocked in on SDI to specify the register. If the device is in a read operation, the data read from the specified register is output on SDO on the falling edge of SCLK (refer to [Figure-41\)](#page-107-0). If the device is in a write operation, the data written to the specified register is input on SDI following the address byte (refer to [Figure-42](#page-107-1)).

Figure-41 Read Operation in Serial Microprocessor Interface

Figure-42 Write Operation in Serial Microprocessor Interface

Figure-43 Timing Diagram

8.12 JTAG TIMING CHARACTERISTICS

RENESAS

Glossary

RENESAS

ENESAS

DT

Index

A B $\mathbf c$ cable clock input clock output

D

E

F

G

H

J

 $\overline{}$

L

M

P

RENESAS **IDT82P20516**

16-CHANNEL SHORT HAUL E1 LINE INTERFACE UNIT

$\overline{\mathsf{R}}$

$\mathbf S$

$\mathsf T$

W

ENESAS

ORDERING INFORMATION

