# **RENESAS** LVPECL Frequency-Programmable VCXO

# IDT8N3SV75

### DATASHEET

## **General Description**


The IDT8N3SV75 is a LVPECL Frequency-Programmable VCXO with very flexible frequency and pull-range programming capabilities. The device uses IDT's fourth generation FemtoClock<sup>®</sup> NG technology for an optimum of high clock frequency and low phase noise performance. The device accepts 2.5V or 3.3V supply and is packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm package.

The device can be factory-programmed to any frequency in the range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz to the very high degree of frequency precision of 218Hz or better. The extended temperature range supports wireless infrastructure, telecommunication and networking end equipment requirements.


### **Features**

- Fourth generation FemtoClock<sup>®</sup> NG technology
- Programmable clock output frequency from 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
- · Frequency programming resolution is 218Hz and better
- Factory-programmable VCXO pull range and control voltage polarity
- Absolute pull range (APR) programmable from typical ±4.5 to ±754.5ppm
- One 2.5V/3.3V LVPECL clock output
- Output enable control input, LVCMOS/LVTTL compatible
- RMS phase jitter @ 156.25MHz (12kHz 20MHz): 0.5ps (typical),
- 2.5V or 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm package

## **Block Diagram**



## **Pin Assignment**



IDT8N3SV75 6-lead ceramic 5mm x 7mm x 1.55mm package body CD Package Top View

## **Pin Description and Characteristic Tables**

### **Table 1. Pin Descriptions**

Number	Name	Туре		Type Description		Description
1	VC	Input		VCXO Control Voltage input.		
2	OE	Input	Pullup	Output enable pin. See Table 3A for function. LVCMOS/LVTTL interfact levels.		
3	V <sub>EE</sub>	Power		Negative power supply.		
4, 5	Q, nQ	Output		Differential clock output. LVPECL interface levels.		
6	V <sub>CC</sub>	Power		Positive power supply.		

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### **Table 2. Pin Characteristics**

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance	OE			5.5		pF
	Input Capacitance	VC			10		pF
R <sub>PULLUP</sub>	Input Pullup Resistor				50		kΩ

## **Function Tables**

### Table 3A. OE Configuration

Input	
OE	Output Enable
0	Outputs Q, nQ are in high-impedance state.
1 (default)	Outputs are enabled.

#### Table 3B. Output Frequency Range

	15.476MHz to 866.67MHz	
975MHz to 1,300MHz	975MHz to 1,300MHz	

NOTE: Supported output frequency range. The output frequency can be programmed to any frequency in this range and to a precision of 218Hz or better.

## **Principles of Operation**

The block diagram consists of the internal 3rd overtone crystal and oscillator which provide the reference clock  $f_{XTAL}$  of 114.285MHz. The PLL includes the FemtoClock® NG VCO along with the Pre-divider (*P*), the feedback divider (*M*) and the post divider (*N*). The *P*, *M*, and *N* dividers determine the output frequency based on the  $f_{XTAL}$  reference. The feedback divider is fractional supporting a huge number of output frequencies. Internal registers are used to hold up the factory pre-set configuration setting. The *P*, *M*, and *N* frequency configurations support an output frequency range 15.476MHz to 866.67MHz and 975MHz to 1,300MHz.

The devices use the fractional feedback divider with a delta-sigma modulator for noise shaping and robust frequency synthesis capability. The relatively high reference frequency minimizes phase noise generated by frequency multiplication and allows more efficient shaping of noise by the delta-sigma modulator. The output frequency is determined by the 2-bit pre-divider (*P*), the feedback divider (M) and the 7-bit post divider (*N*). The feedback divider (*M*) consists of both a 7-bit integer portion (*MINT*) and an 18-bit fractional portion (*MFRAC*) and provides the means for high-resolution frequency generation. The output frequency f<sub>OUT</sub> is calculated by:

$$f_{OUT} = f_{XTAL} \cdot \frac{1}{P \cdot N} \cdot \left[ MINT + \frac{MFRAC + 0.5}{2^{18}} \right]$$

## **Frequency Configuration**

An order code is assigned to each frequency configuration and the VCXO pull-range programmed by the factory (default frequencies). For more information on the available default frequencies and order codes, please see the Ordering Information Section in this document. For available order codes, see the *FemtoClock NG Ceramic-Package XO and VCXO Ordering Product Information* document.

For more information on programming capabilities of the device for custom frequency and pull-range configurations, see the *FemtoClock NG Ceramic 5x7 Module Programming Guide*.

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	3.63V
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, I <sub>O</sub> (LVPECL)	
Continuous Current	50mA
Surge Current	100mA
Package Thermal Impedance, $\theta_{JA}$	49.4°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

### Table 4A. Power Supply DC Characteristics, $V_{CC} = 3.3V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Power Supply Voltage		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current			130	160	mA

#### Table 4B. Power Supply DC Characteristics, V\_{CC} = 2.5V $\pm$ 5%, V\_{EE} = 0V, T\_A = -40^{\circ}C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Power Supply Voltage		2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current			120	155	mA

### Table 4C. LVPECL DC Characteristics, V\_{CC} = 3.3V $\pm$ 5%, V\_{EE} = 0V, T\_A = -40^{\circ}C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CC</sub> – 1.4		V <sub>CC</sub> – 0.8	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>CC</sub> – 2.0		V <sub>CC</sub> – 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50  $\Omega$  to V\_CC – 2V.

## Table 4D. LVPECL DC Characteristics, $V_{CC}$ = 2.5V $\pm$ 5%, $V_{EE}$ = 0V, $T_{A}$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CC</sub> – 1.4		V <sub>CC</sub> – 0.8	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>CC</sub> – 2.0		V <sub>CC</sub> – 1.5	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.4		1.0	V

NOTE 1: Outputs terminated with 50  $\Omega$  to V\_CC – 2V.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		V <sub>CC</sub> = 3.3V	2		V <sub>CC</sub> + 0.3	V
V <sub>IH</sub>	Input High Voltage		V <sub>CC</sub> = 2.5V	1.7		V <sub>CC</sub> + 0.3	V
V	Input Low Voltage		$V_{CC} = V_{IN} = 3.465 V$	-0.3		0.8	V
V <sub>IL</sub> Input Low Voltage			$V_{CC} = V_{IN} = 2.5V$	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	OE	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μA
I <sub>IL</sub>	Input Low Current	OE	$V_{CC} = 3.465 V \text{ or } 2.625 V, V_{IN} = 0 V$	-150			μA

### Table 4E. LVCMOS/LVTTL DC Characteristic, V\_{CC} = $3.3V \pm 5\%$ or $2.5V \pm 5\%$ , V<sub>EE</sub> = 0V, T<sub>A</sub> = -40°C to $85^{\circ}C$

## **AC Electrical Characteristics**

Table 5A. AC Characteristics	, $V_{CC} = 3.3V \pm 5\%$ or 2.5V $\pm 5\%$ ,	$V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$
------------------------------	---	---

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
4			15.476		866.67	MHz
IOUT	Output Frequency Q, nQ		975		1,300	MHz
f <sub>l</sub>	Initial Accuracy	Measured @ 25°C, $V_C = V_{CC}/2$			±10	ppm
		Option code = A or B			±100	ppm
f <sub>S</sub>	Temperature Stability	Option code = E or F			±50	ppm
		Option code = K or L			1,300 $\pm 10$ $\pm 10$ $\pm 10$ $\pm 50$ $\pm 20$ $\pm 3$ $\pm 5$ $\pm 113$ $\pm 63$ $\pm 33$ $12$ $2.8$ $0.66$ $1.3$ $0.77$ $0.90$ $1.2$ $0.90$ $1.2$ $0.90$ $1.2$ $0.90$ $0.77$ $0.90$ $1.2$ $0.90$ $0.50$ $500$ $5500$	ppm
4	Asias	Frequency drift over 10 year life			±3	ppm
$f_1$ $II$ $f_1$ $II$ $f_S$ $T$ $f_A$ $A$ $f_T$ $T$ $f_it(cc)$ $C$ $f_it(per)$ $F$ $f_it(\emptyset)$ $F$ $f_jit(\emptyset)$ $F$ $\Phi_N(100)$ $S$ $\Phi_N(10k)$ $S$ $\Phi_N(10k)$ $S$ $\Phi_N(10k)$ $S$	Aging	Frequency drift over 15 year life			±5	ppm
		Option code A, B (10 year life)			±113	ppm
f <sub>T</sub>	Total Stability	Option code E, F (10 year life)			±63	ppm
		Option code K, L (10 year life)			866.67         1,300         ±10         ±10         ±50         ±20         ±3         ±5         ±113         ±63         ±33         12         2.8         0.66         1.3         0.77         0.90         1.2	ppm
<i>t</i> jit(cc)	Cycle-to-Cycle Jitter; NOTE 1			6	12	ps
<i>t</i> jit(per)	Period Jitter; NOTE 1			1.8	2.8	ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 2, 3	156.25MHz, Integration Range: 12kHz - 20MHz		0.5	0.66	ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 2,3	156.25MHz, Integration Range: 1kHz - 40MHz		0.9	1.3	ps
	RMS Phase Jitter (Random); NOTE 2,3,4	$500MHz < f_{OUT} \le 1300MHz$		0.44	0.77	ps
<i>t</i> jit(Ø)		$100MHz < f_{OUT} \le 500MHz$		0.52	0.90	ps
	$f_{XTAL} = 114.285 mhz$	$15MHz \le f_{OUT} \le 100MHz$		0.74	$     1,300     \pm10     \pm10     \pm10     \pm50     \pm20     \pm3     \pm5     ±113     ±63     ±33     12     2.8     0.66     1.3     0.77     0.90     1.2     0.90     1.2     0.90     1.2     0.90     1.2     0.90     1.2     0.90     1.2     0.90     1.2     0.90     1.2     0.90     1.5     0.90     0$	ps
Φ <sub>N</sub> (100)	Single-side band phase noise, 100Hz from Carrier	156.25MHz		-69		dBc/Hz
Φ <sub>N</sub> (1k)	Single-side band phase noise, 1kHz from Carrier	156.25MHz		-98		dBc/Hz
Φ <sub>N</sub> (10k)	Single-side band phase noise, 10kHz from Carrier	156.25MHz		-123		dBc/Hz
Φ <sub>N</sub> (100k)	Single-side band phase noise, 100kHz from Carrier	156.25MHz		-128		dBc/Hz
Φ <sub>N</sub> (1M)	Single-side band phase noise, 1MHz from Carrier	156.25MHz		-140		dBc/Hz
Φ <sub>N</sub> (10M)	Single-side band phase noise, 10MHz from Carrier	156.25MHz		-145		dBc/Hz
PSNR	Power Supply Noise Rejection	50mV Sinusoidal Noise 1kHz - 50MHz		-71.2		dBc
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	80		500	ps
odc	Output Duty Cycle		45		55	%
t <sub>STARTUP</sub>	Device startup time after power up				10	ms

Notes continued on next page.



NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: XTAL parameters (initial accuracy, temperature stability, aging and total stability) are guaranteed by manufacturing.

NOTE: Characterized with  $V_C = V_{CC}/2$ .

NOTE 1: This parameter is defined in accordance with JEDEC standard 65.

NOTE 2: Refer to the phase noise plot.

NOTE 3: Please see the FemtoClock NG Ceramic 5x7 Modules Programming guide for more information on PLL feedback modes and the optimum configuration for phase noise.

#### Table 5B. VCXO Control Voltage Input (V<sub>C</sub>) Characteristics, $V_{CC} = 3.3V \pm 5\%$ or 2.5V $\pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
κ <sub>v</sub>	Oscillator Gain, NOTE 1, 2, 3	$V_{CC} = 3.3V$	7.57		477.27	ppm/V
	Oscillator Gain, NOTE 1, 2, 3	$V_{CC} = 2.5V$	10		630	ppm/V
L <sub>VC</sub>	Control Voltage Linearity; NOTE 4	BSL Variation	-1	±0.1	+1	%
BW	Modulation Bandwidth			100		kHz
Z <sub>VC</sub>	VC Input Impedance			500		kΩ
VC <sub>NOM</sub>	Nominal Control Voltage			V <sub>CC</sub> /2		V
V <sub>C</sub>	Control Voltage Tuning Range; NOTE 4		0		V <sub>CC</sub>	V

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1:  $V_C = 10\%$  to 90% of  $V_{CC}$ .


NOTE 2: Nominal oscillator gain: Pull range divided by the control voltage tuning range of 3.3V. E.g. for ADC\_GAIN [6:0] = 000001 the pull range is  $\pm$  12.5ppm, resulting in an oscillator gain of 25ppm  $\div$  3.3V = 7.57ppm/V.

NOTE 3: For best phase noise performance, use the lowest K<sub>V</sub> that meets the requirements of the application.


NOTE 4: BSL = Best Straight Line Fit: Variation of the output frequency vs. control voltage V<sub>C</sub>, in percent. V<sub>C</sub> ranges from 10% to 90% V<sub>CC</sub>.

## RENESAS


## Typical Phase Noise at 156.25MHz (12kHz - 20MHz)




## **Parameter Measurement Information**




### 2.5 LVPECL Output Load AC Test Circuit




**RMS Phase Jitter** 




Output Duty Cycle /Pulse Width/Period



3.3V LVPECL Output Load AC Test Circuit




**Output Rise/Fall Time** 



Cycle -to-Cycle Jitter

## RENESAS

### Parameter Measurement Information, continued






## **Applications Information**

### **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 






Figure 1A. 3.3V LVPECL Output Termination




Figure 1B. 3.3V LVPECL Output Termination

## **Termination for 2.5V LVPECL Outputs**

Figure 2A and Figure 2B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to V<sub>CC</sub> – 2V. For V<sub>CC</sub> = 2.5V, the V<sub>CC</sub> – 2V is very close to ground




Figure 2A. 2.5V LVPECL Driver Termination Example




Figure 2C. 2.5V LVPECL Driver Termination Example

level. The R3 in Figure 2B can be eliminated and the termination is shown in *Figure 2C*.




Figure 2B. 2.5V LVPECL Driver Termination Example

### **Schematic Layout**

Figure 3 shows an example of IDT8N3SV75 application schematic. In this example, the device is operated at  $V_{CC}$  = 3.3V. As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the  $0.1\mu$ F capacitor in each power pin filter should be placed on the device side of the PCB and the other components can be placed on the opposite side. Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into

the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10 kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set.




Figure 3. IDT8N3SV75 Application Schematic



### **Power Considerations**

This section provides information on power dissipation and junction temperature for the IDT8N3SV75. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the IDT8N3SV75 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 160mA = 554.40mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair

Total Power\_MAX (3.3V, with all outputs switching) = 554.40mW + 30mW = 584.40mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 49.4°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.584W \* 49.4°C/W = 113.8°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 6. Thermal Resistance $\theta_{\text{JA}}$ for 6 Lead Ceramic VFQFN, Forced Convection

θ <sub>JA</sub> by Velocity				
Meters per Second	0	1	2	
Multi-Layer PCB, JEDEC Standard Test Boards	49.4°C/W	44.2°C/W	42.1°C/W	

#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 4.




Figure 4. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V<sub>CC</sub> – 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.9V$ ( $V_{CC\_MAX} - V_{OH\_MAX}$ ) = 0.9V
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} 1.7V$ ( $V_{CC\_MAX} - V_{OL\_MAX}$ ) = 1.7V

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

 $\mathsf{Pd}_{\mathsf{H}} = [(\mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}) = [(2\mathsf{V} - 0.9\mathsf{V})/50\Omega] * 0.9\mathsf{V} = \mathbf{19.8}\mathsf{mW}$ 

 $\begin{array}{l} \mathsf{Pd}_{L} = [(\mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{L}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}))/\mathsf{R}_{L}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}) = [(2\mathsf{V} - 1.7\mathsf{V})/50\Omega] * 1.7\mathsf{V} = \textbf{10.2mW} \end{array}$ 

Total Power Dissipation per output pair =  $Pd_H + Pd_L = 30mW$ 



## **Reliability Information**


Table 7.  $\theta_{JA}$  vs. Air Flow Table for a 6-lead Ceramic 5mm x 7mm Package

θ <sub>JA</sub> vs. Air Flow				
Meters per Second	0	1	2	
Multi-Layer PCB, JEDEC Standard Test Boards	49.4°C/W	44.2°C/W	42.1°C/W	

### **Transistor Count**

The transistor count for IDT8N3SV75 is: 47,414





SYMBOL	DIMENSION IN MM			
OTWIDOL	MIN.	NOM.	MAX.	
А	4.85	5.00	5.15	
В	6.85	7.00	7.15	
С	1.35	1.50	1.65	
D <sub>1</sub>	2.41	2.54	2.67	
$D_2$	4.95	5.08	5.21	
Е	2.47	2.6	2.73	
F	0.47	0.60	0.73	
G	1.27	1.40	1.53	
Н	-	0.15 Ref.	-	
J	-	0.65 Ref.	-	


## Ordering Information for FemtoClock<sup>®</sup> NG Ceramic-Package XO and VCXO Products

The programmable VCXO and XO devices support a variety of devices options such as the output type, number of default frequencies, power supply voltage, ambient temperature range and the frequency accuracy. The device options, default frequencies and default VCXO pull range must be specified at the time of order and are programmed by IDT before the shipment. Table 8 specifies the available order codes, including the device options. Example part number: the order code 8N3SV75FC-0001CDI specifies a

programmable VCXO with a voltage supply of 2.5V, a  $\pm$ 50 ppm crystal frequency accuracy, industrial temperature range, a lead-free (6/6 RoHS) 6-lead ceramic 5mm x 7mm x 1.55mm package and is factory-programmed to the default frequencies of 100 MHz and the VCXO pull range of min.  $\pm$ 100 ppm.

Other default frequencies and order codes are available from IDT on request.

#### Table 8. Order Codes



NOTE: For order information, see the FemtoClock NG Ceramic-Package XO and VCXO Ordering Product Information document.



## Table 9. Device Marking

Marking IDT8N3SV75yC- ddddCDI	Industrial Temperature Range ( $T_A = -40^{\circ}C$ to 85°C)	Commercial Temperature Range ( $T_A = 0^{\circ}C$ to $70^{\circ}C$ )
	IDT8N3SV75 <b>y</b> C-	
	ddddCDI	ddddCD
	y = Option Code, dddd=Default-Frequency and VCXO Pull Range	



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
A	5A	6	RMS Phase Jitter, Test Conditions, corrected typos for 500MHz and 100MHz; "≤" to "<"	11/19/2013