

## **Description**


The 8P34S1102 is a high-performance differential LVDS fanout buffer. The device is designed for the fanout of 1PPS signals or high-frequency, very low additive phase-noise clock and data signals.

The 8P34S1102 supports fail-safe operation and is characterized to operate from a 1.8V or 2.5V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the 8P34S1102 ideal for those clock distribution applications demanding well-defined performance and repeatability. One differential input and two low skew outputs are available. The integrated bias voltage reference enables easy interfacing of single-ended signals to the differential device input. The device is optimized for low power consumption and low additive phase noise.


### **Features**

- Two low skew, low additive jitter LVDS output pairs
- One differential clock input pair
- Differential CLK, nCLK pairs can accept the following differential input levels: LVDS, CML
- Maximum input clock frequency: 51.2GHz
- Output skew: 3ps (typical)
- Propagation delay: 400ps (maximum)
- Low additive phase jitter, RMS; f<sub>REF</sub> = 156.25MHz, 10kHz-20MHz: 34fs (typical)
- Device current consumption (I<sub>DD</sub>):
  - 40mA typical: 1.8V
  - 50mA typical: 2.5V
- Full 1.8V or 2.5V supply voltage
- Lead-free (RoHS 6), 16-Lead VFQFN package
- -40°C to 85°C ambient operating temperature
- Supports case temperature up to +105°C
- Supports PCI Express Gen 1-5

# **Block Diagram**



# **Pin Assignment**



8P34S1102 16-lead VFQFPN 3mm x 3mm x 0.925mm package body 1.7mm x 1.7mm ePad Size NL Package Top View



## **Pin Description and Pin Characteristic Tables**

Table 1. Pin Descriptions<sup>[a]</sup>

Number	Name	Туре		Description
1, 16	GND	Power		Power supply ground.
2, 3, 4, 13, 14, 15	nc	Unused		Do not connect.
5	$V_{DD}$	Power		Power supply pins.
6	CLK	Input	Pulldown	Non-inverting differential clock/data input.
7	nCLK	Input	Pulldown/ Pullup	Inverting differential clock input.
8	V <sub>REF</sub>	Output		Bias voltage reference. Provides an input bias voltage for the CLK, nCLK input pair in AC-coupled applications. Refer to <i>Figures 2B and 2C</i> for applicable AC-coupled input interfaces.
9, 10	Q0, nQ0	Output		Differential output pair 0. LVDS interface levels.
11, 12	Q1, nQ1	Output		Differential output pair 1. LVDS interface levels.

<sup>[</sup>a] Pulldown and Pullup refers to an internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			2		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to 4.6V
Inputs, I <sub>I</sub>	20mA
Outputs, I <sub>O</sub> Continuous Current Surge Current	10mA 15mA
Input Sink/Source, I <sub>REF</sub>	±2mA
Maximum Junction Temperature, T <sub>J,MAX</sub>	125°C
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C
ESD - Human Body Model <sup>[a]</sup>	2000V
ESD - Charged Device Model <sup>Note 1.</sup>	1500V

<sup>[</sup>a] According to JEDEC JS-001-2012/JESD22-C101E.



## **DC Electrical Characteristics**

Table 3. Power Supply DC Characteristics,  $V_{DD}$  = 1.8V ± 5%,  $T_A$  = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		1.71	1.8	1.89	V
I <sub>DD</sub>	Power Supply Current	Q0 to Q3 terminated 100Ω between nQx, Qx		40	48	mA

Table 4. Power Supply DC Characteristics,  $V_{DD}$  = 2.1V - 2.7V,  $T_A$  = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		2.1	2.5	2.7	V
I <sub>DD</sub>	Power Supply Current	Q0 to Q3 terminated 100Ω between nQx, Qx		50	59	mA

Table 5. LVCMOS/LVTTL DC Characteristics,  $V_{DD}$  = 1.8V ± 5%, 2.1V - 2.7V,  $T_A$  = -40°C to 85°C

Symbol	Parameter N	ote3.	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			0.65 * V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage, No	te 1		-0.3		0.35 * V <sub>DD</sub>	V
I <sub>IH</sub>	Input High Current	SEL	V <sub>DD</sub> = V <sub>IN</sub> = 1.89V, 2.7V			150	μΑ
I <sub>IL</sub>	Input Low Current	SEL	V <sub>DD</sub> = 1.89V, 2.7V, V <sub>IN</sub> = 0V	-10			μΑ
IL	Input Leakage Current	SEL	V <sub>IN</sub> = 2.7V, V <sub>DD</sub> = 0V			250	μΑ

Note 1: VIL should not be less than -0.3V and VIH should not be higher than  $V_{DD}$ .

Table 6. Differential Inputs Characteristics,  $V_{DD}$  = 1.8V ± 5%, 2.1V - 2.7V,  $T_A$  = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	CLK, nCLK	V <sub>IN</sub> = V <sub>DD</sub> = 1.89V, 2.7V			150	μΑ
1	Input	CLK	V <sub>IN</sub> = 0V, V <sub>DD</sub> = 1.89V, 2.7V	-10			μΑ
IIL	Low Current	nCLK	V <sub>IN</sub> = 0V, V <sub>DD</sub> = 1.89V, 2.7V	-150			μA
lL	Input Leakage Current	CLK, nCLK	$V_{IN} = 2.7V, V_{DD} = 0V$			250	μΑ
V <sub>REF</sub>	Reference Vol	tage for Input	$I_{REF}$ = -100 $\mu$ A, $V_{DD}$ = 1.8V, 2.5V	0.7 * V <sub>DD</sub>		0.85 * V <sub>DD</sub>	V
V <sub>PP</sub>	Peak-to-Peak	Voltage	V <sub>DD</sub> = 1.89V, 2.7V	0.2		1.0	V
V <sub>CMR</sub>	Common Mode	Input Voltage <sup>[b][c]</sup>		0.9		V <sub>DD</sub> – (V <sub>PP</sub> /2)	V

<sup>[</sup>a] V<sub>REF</sub> specification is applicable to the AC-coupled input interfaces shown in *Figures 2B and 2C*.



- [b] Common mode input voltage is defined as crosspoint voltage.
- [c]  $V_{IL}$  should not be less than -0.3V and  $V_{IH}$  should not be higher than  $V_{DD}$ .

Table 7. LVDS AC and DC Characteristics,  $V_{DD}$  = 1.8V ± 5%, 2.1V - 2.7V,  $T_A$  = -40°C to 85°C [a]

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage	$f_{REF}$ <1.5GHz, outputs loaded with 100 $Ω$	247		454	mV
V <sub>OD</sub>	Differential Output Voltage	$f_{REF}$ <500MHz, outputs loaded with 100 $\Omega$	310		454	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV
V <sub>OS</sub>	Offset Voltage	V <sub>DD</sub> = 1.8V ± 5%	1.00		1.40	V
V <sub>OS</sub>	Offset Voltage	V <sub>DD</sub> = 2.1V - 2.7V	1.50		2.10	V
ΔV <sub>OS</sub>	V <sub>OS</sub> Magnitude Change				50	mV

<sup>[</sup>a] Output drive current must be sufficient to drive up to 30cm of PCB trace (assume nominal  $50\Omega$  impedance).



## **AC Electrical Characteristics**

Table 8. AC Electrical Characteristics,  $V_{DD} = 1.8V \pm 5\%$ , 2.1V - 2.7V,  $T_A = -40$ °C to 85°C [a]

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>REF</sub>	Input Frequency	CLK, nCLK		0		1.5	GHz
ΔV/Δt	Input Edge Rate	CLK, nCLK		1.5			V/ns
t <sub>PD</sub>	Propagation Delay <sup>[b] [c]</sup>		CLK, nCLK to any Qx, nQx	150		400	ps
tsk(o)	Output Skew	[d] [e]			3	15	ps
<i>t</i> sk(p)	Pulse Skew		f <sub>REF</sub> = 100MHz			20	ps
<i>t</i> sk(pp)	Part-to-Part S	Skew <sup>[f]</sup>				250	ps
	Buffer Additiv		f <sub>REF</sub> = 156.25MHz; square wave, V <sub>DD</sub> = 1.8V ± 5%, 2.1V - 2.7V, V <sub>PP</sub> = 0.5V; Integration range: 1kHz – 40MHz		45	63	fs
t <sub>JIT</sub>	Additive Phase Jitter Section		$f_{REF}$ = 156.25MHz square wave, $V_{DD}$ = 1.8V ± 5%, 2.1V - 2.7V, $V_{PP}$ = 1V; Integration range: 12kHz – 20MHz		34	47	fs
t_ / t_	Output Rise/	Fall Time	10% to 90% outputs loaded with 100 $\Omega$		215	400	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/	ı alı IIIIIC	$20\%$ to $80\%$ outputs loaded with $100\Omega$		120	260	ps

<sup>[</sup>a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- [b] Measured from the differential input crossing point to the differential output crosspoint.
- [c] Input V<sub>PP</sub> is 0.4V.
- [d] Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential crosspoints.
- [e] This parameter is defined in accordance with JEDEC Standard 65.

Table 9. Characteristics for 1PPS operation,  $V_{DD}$  = 1.8V ± 5%, 2.1V - 2.7V, TA = -40°C to 85°C<sup>[a]</sup> [b] [c] [d]

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Т	Input and Output Pulse Period			1		s
T <sub>P</sub>	Positive or Negative Pulse Width		100			ns
t <sub>PD</sub>	Propagation Delay;	CLK/nCLK to Qx/nQx	150		400	ps
tsk(p)	Pulse Skew				20	ps
tsk(o)	Output Skew <sup>[e]</sup>	Qx/nQx to Qy/nQy			40	ps
tsk(pp)	Part-to-Part Skew <sup>[f]</sup>				250	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	10% to 90%		215	400	ps

<sup>[</sup>f] Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential crosspoint.



- [a] 1PPS (one pulse per second) signals are defined as repetitive pulses with a rate (period) of 1Hz. The positive input pulse width may vary. The active signal edge is the rising edge. Parameters in this table are characterized for a positive input pulse width of 100ns, 100ms and 500ms; All device interfaces are DC-coupled. Parameters are defined in accordance with ITU-T G.703 Amendment 1 Specifications for the physical layer of the ITU-T G8271/Y.1366 time synchronization interfaces.
- [b] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
- [c]  $t_{PD}$ ,  $t_{SK(O)}$ ,  $t_{SK(P)}$  and  $t_{SK(P)}$  parameters of differential signals are referenced to the crosspoint.
- [d] Differential outputs for 1PPS signal transmission are terminated balanced 100Ω according to the LVDS Output Load Test Circuit figures. The dedicated 1PPS outputs are the differential outputs Q0-Q3.
- [e] This parameter is defined in accordance with JEDEC Standard 65.
- [f] Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Each device uses the same type of input.


6



## **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




Offset from Carrier Frequency (Hz)

As with most timing specifications, phase noise measurements have issues relating to the limitations of the measurement equipment. The noise floor of the equipment can be higher or lower than the noise floor of the device. Additive phase noise is dependent on both the noise floor of the input source and measurement equipment.


Measured using a Wenzel Oscillator as the input source.




## **Parameter Measurement Information**




### 1.8V LVDS Output Load Test Circuit




**Pulse Skew** 




Part-to-Part Skew



**Differential Input Level** 




**Output Skew** 




**Propagation Delay** 







Output Rise/Fall Time, 20% - 80%




**Differential Output Voltage Setup** 




**MUX** Isolation



Output Rise/Fall Time, 10% - 90%



**Offset Voltage Setup** 



**Input Skew** 



## **Applications Information**

### Wiring the Differential Input to Accept Single-Ended Levels

Figure 1A and Figure 1B show examples of how a differential input can be wired to accept single-ended levels. The values below are for when both the single ended swing and VDD are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance and the signal DC offset after AC coupling should be equal to V1. For most Zo =  $50\Omega$  applications, R3 =  $100\Omega$  and R4 can be  $100\Omega$ .

By keeping the same R3/R4 ratio, the values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the input can handle larger amplitude signaling, it is recommended that the amplitude be reduced. For single-ended applications, the swing can be larger. Make sure the single-ended logic high and logic low signal operates within specification limit. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 1A. DC Coupling Example for Wiring a Differential Input to Accept Single-ended Levels




Figure 1B. AC Coupling Example for Wiring a Differential Input to Accept Single-ended Levels



### **Recommendations for Unused Input and Output Pins**

#### Inputs

#### **CLK/nCLK Inputs**

For applications not requiring the use of a differential input, both the CLK and nCLK pins can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### Outputs

### **LVDS Outputs**

Unused LVDS outputs must either have a  $100\Omega$  differential termination or have a  $100\Omega$  pull-up resistor to VDD in order to ensure proper device operation

## 1.8V Differential Clock Input Interface

The CLK /nCLK accepts LVDS and other differential signals. The differential input signal must meet both the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 2A to 2D* show interface examples for the CLK /nCLK input driven by the most common driver types. The input

interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2A. Differential Input Driven by an LVDS Driver - DC Coupling




Figure 2B. Differential Input Driven by an LVPECL Driver - AC Coupling




Figure 2C. Differential Input Driven by an LVDS Driver - AC Coupling





Figure 2D. Differential Input Driven by a CML Driver




#### **LVDS Driver Termination**

For a general LVDS interface, the recommended value for the termination impedance  $(Z_T)$  is between  $90\Omega$  and  $132\Omega.$  The actual value should be selected to match the differential impedance  $(Z_0)$  of your transmission line. A typical point-to-point LVDS design uses a  $100\Omega$  parallel resistor at the receiver and a  $100\Omega$  differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. Renesas offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source.

The standard termination schematic as shown in the first figure can be used with either type of output structure. The second figure, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact Renesas and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.



Standard LVDS Termination



**Optional LVDS Termination** 

## **Fail-Safe Operation**

All clock inputs support fail-safe operation. That is, when the device is powered down, the clock inputs can be held at a DC voltage of up to 4.6V without damaging the device or the input pins.




#### **VFQFPN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements.

Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.



P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)



### **Power Considerations**

This section provides information on power dissipation and junction temperature for the 8P34S1102I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8P34S1102I is the sum of the core power plus the output power dissipation due to the load. The following is the power dissipation for  $V_{DD} = 1.8V + 5\% = 1.89V$ , which gives worst case results.

The maximum current at 85°C is as follows:

 $I_{DD\_MAX}$  = 48mA Power  $_{(core)MAX}$  =  $V_{DD\_MAX}$  \*  $I_{DD\_MAX}$  = 1.89V \* 48mA = **90.72mW** Total Power  $_{MAX}$  = **90.72mW** 

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + TA

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.7°C/W per Table 5 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.091\text{W} * 74.7^{\circ}\text{C/W} = 91.8^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 10. Thermal Resistance  $\theta_{JA}$  for 16-lead VFQFPN

$\theta_{JA}$ vs. Air Flow (m/s)						
Meters per Second	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W			



# **Reliability Information**

Table 11.  $\theta_{JA}$  vs. Air Flow Table for a 16-lead VFQFN

θ <sub>JA</sub> vs. Air Flow (m/s)						
Meters per Second	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W			

#### **Transistor Count**

The transistor count for the 8P34S1102 is: 935

# **Package Outline Drawings**

The package outline drawings are located at the end of this document and are accessible from the Renesas website (see package links in Ordering Information). The package information is the most current data available and is subject to change without revision of this document.

# **Ordering Information**

**Table 12. Ordering Information** 

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8P34S1102NLGI	S102I	"Lead-Free" 16-VFQFPN	Tube	-40°C to 85°C
8P34S1102NLGI8	S102I	"Lead-Free" 16-VFQFPN	Tape & Reel	-40°C to 85°C


# **Revision History**

Revision Date	Description of Change		
June 3, 2022	Updated V <sub>REF</sub> test condition and values in Table 6		
May 26, 2022	Updated the maximum value for the Input Leakage Current in Table 5 and Table 6		
May 12, 2022	Added device support for 2.5V operation and fail-safe operation.		
September 4, 2020	Updated the section "Wiring the Differential Input to Accept Single-Ended Levels".		
September 20, 2017	mber 20, 2017 Updated the package outline drawings; however, no mechanical changes Completed other minor improvements		
February 26, 2014	Ordering Info: Changed Tray to Tube.		



# 16-VFQFPN Package Outline Drawing


3.0 x 3.0 x 0.9 mm, 0.5mm Pitch, 1.70 x 1.70 mm Epad NL/NLG16P2, PSC-4169-02, Rev 05, Page 1





# 16-VFQFPN Package Outline Drawing

3.0 x 3.0 x 0.9 mm, 0.5mm Pitch, 1.70 x 1.70 mm Epad NL/NLG16P2, PSC-4169-02, Rev 05, Page 2



RECOMMENDED LAND PATTERN DIMENSION

### NOTES:

- 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES
- 2. TOP DOWN VIEW-AS VIEWED ON PCB
- 3. LAND PATTERN RECOMMENDATION IS PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN

Package Revision History				
Date Created	Rev No. Description			
Oct 25, 2017	Rev 04	Remove Bookmak at Pdf Format & Update Thickness Tolerance		
Jan 18, 2018	Rev 05	Change QFN to VFQFPN		