# **RENESAS** 2-Output 1.8V PCIe Zero-Delay/Fanout Clock Buffer with Zo = 330hms

### DATASHEET

# Description

The 9DBV0231 is a member of Renesas' 1.8V Very-Low-Power (VLP) PCIe family. The device has 2 output enables for clock management.

# **Recommended Application**

1.8V PCIe Gen1–5 Zero-Delay/Fan-out Buffer (ZDB/FOB)

# **Output Features**

• Two 1–200MHz Low-Power (LP) HCSL DIF pairs


## **Key Specifications**

- DIF cycle-to-cycle jitter < 50ps
- DIF output-to-output skew < 50ps
- PCIe Gen5 CC additive phase jitter < 40fs RMS</li>
- 12kHz–20MHz additive phase jitter = 156fs RMS at 156.25MHz (typical)


### Features/Benefits

- LP-HCSL outputs; save 4 resistors compared to standard HCSL outputs
- 35mW typical power consumption in PLL mode; reduced thermal concerns
- Spread Spectrum (SS) compatible; allows use of SS for EMI reduction
- OE# pins; support DIF power management
- HCSL compatible differential input; can be driven by common clock sources
- SMBus-selectable features; optimize signal integrity to application
  - Slew rate for each output
  - Differential output amplitude
- Pin/software selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
- Outputs blocked until PLL is locked; clean system start-up
- Device contains default configuration; SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Space saving 4 × 4mm 24-VFQFPN; minimal board space





# **Pin Configuration**



24-pin VFQFPN, 4x4 mm, 0.5mm pitch ^ prefix indicates internal 120KOhm pull up resistor ^v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VDD/2) v prefix indicates internal 120KOhm pull down resistor

### **Power Management Table**

| CKPWRGD PD# | CLK IN  | SMBus   |          | DIF      | PLL       |                 |
|-------------|---------|---------|----------|----------|-----------|-----------------|
|             |         | OEx bit | OEx# Pin | True O/P | Comp. O/P | FLL             |
| 0           | Х       | Х       | Х        | Low      | Low       | Off             |
| 1           | Running | 0       | Х        | Low      | Low       | On <sup>1</sup> |
| 1           | Running | 1       | 0        | Running  | Running   | On <sup>1</sup> |
| 1           | Running | 1       | 1        | Low      | Low       | On <sup>1</sup> |

1. If Bypass mode is selected, the PLL will be off, and outputs will be running.

### **SMBus Address Table**

| Address | + Read/Write bit |
|---------|------------------|
| 1101101 | х                |

### **Power Connections**

| Pin Numb | er    | Description           |  |  |
|----------|-------|-----------------------|--|--|
| VDD      | GND   | Description           |  |  |
| 2        | 5     | Input receiver analog |  |  |
| 7        | 6     | Digital Power         |  |  |
| 11,20    | 10,21 | DIF outputs           |  |  |
| 16       | 15    | PLL Analog            |  |  |

### **Frequency Select Table**

| FSEL         | CLK_IN   | DIFx     |  |  |  |  |  |
|--------------|----------|----------|--|--|--|--|--|
| Byte3 [4:3]  | (MHz)    | (MHz)    |  |  |  |  |  |
| 00 (Default) | 100.00   | CLK_IN   |  |  |  |  |  |
| 01           | 50.00    | CLK_IN   |  |  |  |  |  |
| 10           | 125.00   | CLK_IN   |  |  |  |  |  |
| 11           | Reserved | Reserved |  |  |  |  |  |

### **PLL Operating Mode**


|                 |           | Byte1 [7:6] | Byte1 [4:3] |
|-----------------|-----------|-------------|-------------|
| HiBW_BypM_LoBW# | MODE      | Readback    | Control     |
| 0               | PLL Lo BW | 00          | 00          |
| М               | Bypass    | 01          | 01          |
| 1               | PLL Hi BW | 11          | 11          |

# **Pin Descriptions**

| Image: Part of the second se | Pin# | Pin Name  | Туре    | Description  |
|---|------|-----------|---------|--|
| -      connect anything to this pin.        2      VDDR1.8      PWR      1.8V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately.        3      CLK_IN      IN      True Input for differential reference clock.        4      CLK_IN#      IN      Complementary Input for differential input (receiver)        6      GNDDIG      GND      Analog Ground pin for the differential input (receiver)        7      VDDDIG1.8      PWR      1.8V digital power (dirty power)        8      SCLK_3.3      IN      Clock pin of SMBus circuitry, 3.3V tolerant.        9      SDATA 3.3      I/O      Data pin for SMBus circuitry, 3.3V tolerant.        10      GND      Ground pin for the differential input (receiver)        11      VDD01.8      PWR      Power supply for outputs, nominally 1.8V.        12      vOE0#      IN      down.      1 = disable outputs, 0 = enable outputs        13      DIFO      OUT      Differential True clock output      Endown.        14      DIF0#      OUT      Differential complementary clock output      Endown.        15      GNDA      GND      Ground   |      |           |         | Complement clock of differential feedback. The feedback output           |
| 2      VDDR1.8      PWR      1.8V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately.        3      CLK IN      IN      True Input for differential reference clock.        4      CLK IN#      IN      Complementary Input for differential reference clock.        5      GNDR      GND      Analog Ground pin for the differential input (receiver)        6      GNDDIG      GND      Ground pin for digital circuitry        7      VDDDIG1.8      PWR      1.8V digital power (dirty power)        8      SCLK_3.3      IN      Clock pin of SMBus circuitry, 3.3V tolerant.        9      SDATA_3.3      I/O      Data pin for SMBus circuitry, 3.3V tolerant.        10      GND      Ground pin.      Active low input for enabling DIF pair 0. This pin has an internal pull-down.        12      vOE0#      IN      Active low input for enable outputs        13      DIF0      OUT      Differential True clock output        14      DIF0#      OUT      Differential True clock output        15      GNDA      GND      Ground pin for the PLL core.        16      VDDA1.8      PWR      1.  | 1    | FB_DNC#   | DNC     | and feedback input are connected internally on this pin. Do not          |
| 2    VUDR1.3    PWR    be treated as an Analog power rail and filtered appropriately.      3    CLK_IN    IN    True Input for differential reference clock.      4    CLK IN#    IN    Complementary Input for differential reference clock.      5    GNDR    GND    Analog Ground pin for the differential input (receiver)      6    GNDDIG    GND    Ground pin for digital circuitry      7    VDDIG1.8    PWR    1.8V digital power (dirty power)      8    SCLK_3.3    IN    Clock pin of SMBus circuitry, 3.3V tolerant.      9    SDATA_3.3    I/O    Data pin for SMBus circuitry, 3.3V tolerant.      10    GND    GND    Ground pin.      11    VDD01.8    PWR    Power supply for outputs, nominally 1.8V.      12    vOE0#    IN    down.    1 = disable outputs, 0 = enable outputs      13    DIF0    OUT    Differential ruce clock output    II      14    DIF0#    OUT    Differential ruce clock output    II      15    GNDA    GND    Ground pin for the PLL core.    II      17    DIF1    OUT    Differential ruce clock output  |      |           |         | connect anything to this pin.  |
| Be treated as an Analog power rail and filtered appropriately.        3      CLK IN      IN      True Input for differential reference clock.        4      CLK IN#      IN      Complementary Input for differential reference clock.        5      GNDR      GND      Analog Ground pin for the differential input (receiver)        6      GNDIG      GND      Ground pin for digital circuitry        7      VDDDIG1.8      PWR      1.8V digital power (dirty power)        8      SCLK 3.3      IN      Clock pin of SMBus circuitry, 3.3V tolerant.        9      SDATA 3.3      I/O      Data pin for SMBus circuitry, 3.3V tolerant.        10      GND      GND      Ground pin.        11      VDDO1.8      PWR      Power supply for outputs, nominally 1.8V.        12      vOE0#      IN      Active low input for enabling DIF pair 0. This pin has an internal pull-down.        13      DIF0      OUT      Differential true clock output        14      DIF0#      OUT      Differential Complementary clock output        14      DIF0      OUT      Differential true clock output        15      GNDA      GND      Ground pin for t   | 2    |           |         | 1.8V power for differential input clock (receiver). This VDD should      |
| 4    CLK IN#    IN    Complementary Input for differential reference clock.      5    GNDR    GND    Analog Ground pin for the differential input (receiver)      6    GNDIG    GND    Ground pin for digital circuitry      7    VDDDIG1.8    PWR    1.8V digital power (dirty power)      8    SCLK_3.3    IN    Clock pin of SMBus circuitry, 3.3V tolerant.      9    SDATA 3.3    I/O    Data pin for SMBus circuitry, 3.3V tolerant.      10    GND    GND    GND      11    VDDO1.8    PWR    Power supply for outputs, nominally 1.8V.      12    vOE0#    IN    Active low input for enabling DIF pair 0. This pin has an internal pull-down.      12    vOE0#    IN    Active low input for the PLL core.      13    DIF0    OUT    Differential Complementary clock output      14    DIF0#    OUT    Differential Complementary clock output      15    GNDA    GND    Ground pin for the PLL core.      16    VDDA1.8    PWR    I.8V power for the PLL core.      19    vOE1#    IN    down.      1=disable outputs, 0 = enable outputs    O   | 2    | VDDR1.8   |         | be treated as an Analog power rail and filtered appropriately.           |
| 5  GNDR  GND  Analog Ground pin for the differential input (receiver)    6  GNDDIG  GND  Ground pin for digital circuitry    7  VDDDIG1.8  PWR  1.8V digital power (dirty power)    8  SCLK 3.3  IN  Clock pin of SMBus circuitry, 3.3V tolerant.    9  SDATA 3.3  I/O  Data pin for SMBus circuitry, 3.3V tolerant.    10  GND  GND  Ground pin.    11  VDD01.8  PWR  Power supply for outputs, nominally 1.8V.    12  vOE0#  IN  Active low input for enabling DIF pair 0. This pin has an internal pull-<br>down.    12  vOE0#  IN  Active low input for enable outputs    13  DIF0  OUT  Differential true clock output    14  DIF0#  OUT  Differential true clock output    15  GNDA  GND  Ground pin for the PLL core.    16  VDDA1.8  PWR  1.8V power for the PLL core.    17  DIF1  OUT  Differential true clock output    18  DIF1#  OUT  Differential frue clock output    18  DIF1#  OUT  Differential complementary clock output    20  VDD01.8  PWR  Power supply for outputs, nominally 1.8V.    21  GND<   | 3    | CLK_IN    | IN      | True Input for differential reference clock.                             |
| 6    GNDDIG    GND    Ground pin for digital circuitry      7    VDDDIG1.8    PWR    1.8V digital power (dirty power)      8    SCLK 3.3    IN    Clock pin of SMBus circuitry, 3.3V tolerant.      9    SDATA 3.3    I/O    Data pin for SMBus circuitry, 3.3V tolerant.      10    GND    GND    Ground pin.      11    VDDO1.8    PWR    Power supply for outputs, nominally 1.8V.      12    vOE0#    IN    Active low input for enable outputs, 0 = enable outputs      13    DIF0    OUT    Differential true clock output      14    DIF0#    OUT    Differential Complementary clock output      15    GNDA    GND    Ground pin for the PLL core.      16    VDDA1.8    PWR    1.8V power for the PLL core.      17    DIF1    OUT    Differential Complementary clock output      18    DIF1#    OUT    Differential Complementary clock output      19    vOE1#    IN    Active low input for enable outputs, 0 = enable outputs      20    VDDO1.8    PWR    Power supply for outputs, nominally 1.8V.      21    GND    GND  | 4    |           |         | Complementary Input for differential reference clock.                    |
| 7  VDDDIG1.8  PWR  1.8V digital power (dirty power)    8  SCLK 3.3  IN  Clock pin of SMBus circuitry, 3.3V tolerant.    9  SDATA 3.3  I/O  Data pin for SMBus circuitry, 3.3V tolerant.    10  GND  GND  Ground pin.    11  VDD01.8  PWR  Power supply for outputs, nominally 1.8V.    12  vOE0#  IN  Active low input for enabling DIF pair 0. This pin has an internal pull-<br>down.    13  DIF0  OUT  Differential true clock output    14  DIF0#  OUT  Differential complementary clock output    15  GNDA  GND  Ground pin for the PLL core.    16  VDDA1.8  PWR  1.8V power for the PLL core.    17  DIF1  OUT  Differential true clock output    18  DIF1#  OUT  Differential complementary clock output    19  vOE1#  IN  Active low input for enabling DIF pair 1. This pin has an internal pull-<br>down.    1  =disable outputs, 0 = enable outputs  1 = disable outputs, 0 = enable outputs    20  VDD01.8  PWR  Power supply for outputs, nominally 1.8V.    21  GND  GND  Ground pin.    22  ^CKPWRGD_PD#  IN  Input notifies device to sample latched input   | 5    | GNDR      | GND     | Analog Ground pin for the differential input (receiver)                  |
| 8    SCLK_3.3    IN    Clock pin of SMBus circuitry, 3.3V tolerant.      9    SDATA_3.3    I/O    Data pin for SMBus circuitry, 3.3V tolerant.      10    GND    GND    Ground pin.      11    VDD01.8    PWR    Power supply for outputs, nominally 1.8V.      12    vOE0#    IN    Active low input for enabling DIF pair 0. This pin has an internal pull-<br>down.      13    DIF0    OUT    Differential true clock output      14    DIF0#    OUT    Differential Complementary clock output      15    GNDA    GND    Ground pin for the PLL core.      16    VDDA1.8    PWR    1.8V power for the PLL core.      17    DIF1    OUT    Differential true clock output      18    DIF1#    OUT    Differential complementary clock output      19    vOE1#    IN    Active low input for enabling DIF pair 1. This pin has an internal pull-<br>down.      12    dSnD    GND    Ground pin.    I clisable outputs, 0 = enable outputs      20    VDD01.8    PWR    Power supply for outputs, nominally 1.8V.      21    GND    GND    Ground pin.      22   | 6    | GNDDIG    | GND     | Ground pin for digital circuitry   |
| 9    SDATA_3.3    I/O    Data pin for SMBus circuitry, 3.3V tolerant.      10    GND    GND    Ground pin.      11    VDDO1.8    PWR    Power supply for outputs, nominally 1.8V.      12    vOE0#    IN    Active low input for enabling DIF pair 0. This pin has an internal pull-<br>down.      13    DIF0    OUT    Differential true clock output      14    DIF0#    OUT    Differential Complementary clock output      15    GNDA    GND    Ground pin for the PLL core.      16    VDDA1.8    PWR    1.8V power for the PLL core.      17    DIF1    OUT    Differential true clock output      18    DIF1#    OUT    Differential Complementary clock output      19    vOE1#    IN    Active low input for enabling DIF pair 1. This pin has an internal pull-<br>down.      1    down.    1    -disable outputs, 0 = enable outputs      20    VDD01.8    PWR    Power supply for outputs, nominally 1.8V.      21    GND    GND    GND    Ground pin.      22    ^CKPWRGD_PD#    IN    Input notifies device to sample latched inputs and start up on first<br>high assertions exit Power Dow  | 7    | VDDDIG1.8 | PWR     | 1.8V digital power (dirty power)   |
| 10    GND    Ground pin.      11    VDDO1.8    PWR    Power supply for outputs, nominally 1.8V.      12    vOE0#    IN    Active low input for enabling DIF pair 0. This pin has an internal pull-<br>down.      13    DIF0    OUT    Differential true clock output      14    DIF0#    OUT    Differential Complementary clock output      15    GNDA    GND    Ground pin for the PLL core.      16    VDDA1.8    PWR    1.8V power for the PLL core.      17    DIF1    OUT    Differential true clock output      18    DIF1#    OUT    Differential Complementary clock output      19    vOE1#    IN    Active low input for enabling DIF pair 1. This pin has an internal pull-<br>down.      1    distribution of the outputs, 0 = enable outputs    0      19    vOE1#    IN    Active low input for outputs, nominally 1.8V.      20    VDDO1.8    PWR    Power supply for outputs, nominally 1.8V.      21    GND    GND    Ground pin.      22    ^CKPWRGD_PD#    IN    Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power   | 8    | SCLK_3.3  | IN      | Clock pin of SMBus circuitry, 3.3V tolerant.                             |
| 11    VDD01.8    PWR    Power supply for outputs, nominally 1.8V.      12    vOE0#    IN    Active low input for enabling DIF pair 0. This pin has an internal pull-<br>down.      13    DIF0    OUT    Differential true clock output      14    DIF0#    OUT    Differential complementary clock output      15    GNDA    GND    Ground pin for the PLL core.      16    VDDA1.8    PWR    1.8V power for the PLL core.      17    DIF1    OUT    Differential true clock output      18    DIF1#    OUT    Differential complementary clock output      19    vOE1#    IN    Active low input for enabling DIF pair 1. This pin has an internal pull-<br>down.      19    vOE1#    IN    down.    1 = disable outputs, 0 = enable outputs      20    VDD01.8    PWR    Power supply for outputs, nominally 1.8V.      21    GND    GND    Ground pin.      22    ^CKPWRGD_PD#    IN    Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.      23    ^VHIBW_BYPM_LOBW#    LATCHED IN    See PLL Operating Mod  | 9    | SDATA_3.3 | I/O     | Data pin for SMBus circuitry, 3.3V tolerant.                             |
| 12    vOE0#    IN    Active low input for enabling DIF pair 0. This pin has an internal pull-<br>down.      13    DIF0    OUT    Differential true clock output      14    DIF0#    OUT    Differential true clock output      15    GNDA    GND    Ground pin for the PLL core.      17    DIF1    OUT    Differential Complementary clock output      18    DIF1#    OUT    Differential Complementary clock output      19    vOE1#    IN    Active low input for enabling DIF pair 1. This pin has an internal pull-<br>down.      19    vOE1#    IN    Active low input for outputs, 0 = enable outputs      20    VDDO1.8    PWR    Power supply for outputs, nominally 1.8V.      21    GND    Ground pin.    Input notifies device to sample latched inputs and start up on first<br>high assertion. Low enters Power Down Mode, subsequent high<br>assertions exit Power Down Mode. This pin has internal pull-up<br>resistor.      23    ^VHIBW_BYPM_LOBW#    LATCHED<br>IN    Trievel input to select High BW, Bypass or Low BW mode.      24    FB_DNC    DNC    DNC    See PLL Operating Mode Table for Details.   | 10   | GND       | GND     | Ground pin.  |
| 12    vOE0#    IN    down.<br>1 = disable outputs, 0 = enable outputs      13    DIF0    OUT    Differential true clock output      14    DIF0#    OUT    Differential Complementary clock output      15    GNDA    GND    Ground pin for the PLL core.      16    VDDA1.8    PWR    1.8V power for the PLL core.      17    DIF1    OUT    Differential true clock output      18    DIF1#    OUT    Differential Complementary clock output      19    vOE1#    OUT    Differential Complementary clock outputs      19    vOE1#    IN    down.    1 = disable outputs, 0 = enable outputs      20    VDD01.8    PWR    Power supply for outputs, nominally 1.8V.      21    GND    GND    Ground pin.      22    ^CKPWRGD_PD#    IN    Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.      23    ^VHIBW_BYPM_LOBW#    LATCHED IN    Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details.      24    FB_DNC    DNC    True clock of differential feedback   | 11   | VDDO1.8   | PWR     | Power supply for outputs, nominally 1.8V.                                |
| 1    =disable outputs, 0 = enable outputs      13    DIF0    OUT    Differential true clock output      14    DIF0#    OUT    Differential Complementary clock output      15    GNDA    GND    Ground pin for the PLL core.      16    VDDA1.8    PWR    1.8V power for the PLL core.      17    DIF1    OUT    Differential true clock output      18    DIF1#    OUT    Differential Complementary clock output      19    vOE1#    OUT    Differential Complementary clock output      19    vOE1#    OUT    Differential Complementary clock outputs      20    VDD01.8    PWR    Power supply for outputs, nominally 1.8V.      21    GND    GND    Ground pin.      22    ^CKPWRGD_PD#    IN    Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.      23    ^VHIBW_BYPM_LOBW#    LATCHED IN    Trilevel input to select High BW, Bypass or Low BW mode. IN See PLL Operating Mode Table for Details.      24    FB_DNC    DNC    DNC    Freedback input are connected internally on this pin. Do not connect anything to t  |      |           |         | Active low input for enabling DIF pair 0. This pin has an internal pull- |
| 13    DIF0    OUT    Differential true clock output      14    DIF0#    OUT    Differential Complementary clock output      15    GNDA    GND    Ground pin for the PLL core.      16    VDDA1.8    PWR    1.8V power for the PLL core.      17    DIF1    OUT    Differential true clock output      18    DIF1#    OUT    Differential Complementary clock output      19    vOE1#    IN    Active low input for enabling DIF pair 1. This pin has an internal pull-<br>down.      1    disable outputs, 0 = enable outputs    1    active low input for outputs, nominally 1.8V.      20    VDD01.8    PWR    Power supply for outputs, nominally 1.8V.      21    GND    GND    Ground pin.      22    ^CKPWRGD_PD#    IN    Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.      23    ^VHIBW_BYPM_LOBW#    LATCHED IN    Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details.      24    FB_DNC    DNC    DNC    Freedback input are connected internally on this pin. Do not connect anything to this pin. <td>12</td> <td>vOE0#</td> <td>IN</td> <td>down.</td>   | 12   | vOE0#     | IN      | down.  |
| 14DIF0#OUTDifferential Complementary clock output15GNDAGNDGround pin for the PLL core.16VDDA1.8PWR1.8V power for the PLL core.17DIF1OUTDifferential true clock output18DIF1#OUTDifferential Complementary clock output19vOE1#INActive low input for enabling DIF pair 1. This pin has an internal pull-<br>down.<br>1 =disable outputs, 0 = enable outputs20VDD01.8PWRPower supply for outputs, nominally 1.8V.21GNDGNDGround pin.22^CKPWRGD_PD#INInput notifies device to sample latched inputs and start up on first<br>high assertion. Low enters Power Down Mode, subsequent high<br>assertions exit Power Down Mode. This pin has internal pull-up<br>resistor.23^vHIBW_BYPM_LOBW#LATCHED<br>INTrilevel input to select High BW, Bypass or Low BW mode.<br>See PLL Operating Mode Table for Details.24FB_DNCDNCDNCTrue clock of differential feedback. The feedback output and<br>feedback input are connected internally on this pin. Do not connect<br>anything to this pin.   |      |           |         | 1 =disable outputs, 0 = enable outputs                                   |
| 15    GNDA    GND    Ground pin for the PLL core.      16    VDDA1.8    PWR    1.8V power for the PLL core.      17    DIF1    OUT    Differential true clock output      18    DIF1#    OUT    Differential Complementary clock output      19    vOE1#    IN    Active low input for enabling DIF pair 1. This pin has an internal pull-<br>down.      19    vOE1#    IN    Active low input for outputs, 0 = enable outputs      20    VDD01.8    PWR    Power supply for outputs, nominally 1.8V.      21    GND    GND    Ground pin.      22    ^CKPWRGD_PD#    IN    Input notifies device to sample latched inputs and start up on first high assertions. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.      23    ^VHIBW_BYPM_LOBW#    LATCHED IN    Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details.      24    FB_DNC    DNC    DNC    True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.   | 13   | DIF0      | OUT     | Differential true clock output   |
| 16    VDDA1.8    PWR    1.8V power for the PLL core.      17    DIF1    OUT    Differential true clock output      18    DIF1#    OUT    Differential Complementary clock output      19    vOE1#    IN    Active low input for enabling DIF pair 1. This pin has an internal pull-<br>down.      20    VDDO1.8    PWR    Power supply for outputs, 0 = enable outputs      21    GND    GND    Ground pin.      22    ^CKPWRGD_PD#    IN    Input notifies device to sample latched inputs and start up on first<br>high assertion. Low enters Power Down Mode, subsequent high<br>assertions exit Power Down Mode. This pin has internal pull-up<br>resistor.      23    ^vHIBW_BYPM_LOBW#    LATCHED<br>IN    Trilevel input to select High BW, Bypass or Low BW mode.<br>See PLL Operating Mode Table for Details.      24    FB_DNC    DNC    DNC    True clock of differential feedback. The feedback output and<br>feedback input are connected internally on this pin. Do not connect<br>anything to this pin.  | 14   | DIF0#     | OUT     | Differential Complementary clock output                                  |
| 17    DIF1    OUT    Differential true clock output      18    DIF1#    OUT    Differential Complementary clock output      19    vOE1#    IN    Active low input for enabling DIF pair 1. This pin has an internal pull-<br>down.<br>1 = disable outputs, 0 = enable outputs      20    VDDO1.8    PWR    Power supply for outputs, nominally 1.8V.      21    GND    GND    Ground pin.      22    ^CKPWRGD_PD#    IN    Input notifies device to sample latched inputs and start up on first<br>high assertion. Low enters Power Down Mode, subsequent high<br>assertions exit Power Down Mode. This pin has internal pull-up<br>resistor.      23    ^vHIBW_BYPM_LOBW#    LATCHED<br>IN    Trilevel input to select High BW, Bypass or Low BW mode.<br>See PLL Operating Mode Table for Details.      24    FB_DNC    DNC    DNC    True clock of differential feedback. The feedback output and<br>feedback input are connected internally on this pin. Do not connect<br>anything to this pin.  | 15   | GNDA      | GND     | Ground pin for the PLL core.   |
| 18    DIF1#    OUT    Differential Complementary clock output      19    vOE1#    IN    Active low input for enabling DIF pair 1. This pin has an internal pull-<br>down.<br>1 =disable outputs, 0 = enable outputs      20    VDD01.8    PWR    Power supply for outputs, nominally 1.8V.      21    GND    GND    Ground pin.      22    ^CKPWRGD_PD#    IN    Input notifies device to sample latched inputs and start up on first<br>high assertion. Low enters Power Down Mode, subsequent high<br>assertions exit Power Down Mode. This pin has internal pull-up<br>resistor.      23    ^vHIBW_BYPM_LOBW#    LATCHED<br>IN    Trilevel input to select High BW, Bypass or Low BW mode.<br>See PLL Operating Mode Table for Details.      24    FB_DNC    DNC    DNC    True clock of differential feedback. The feedback output and<br>feedback input are connected internally on this pin. Do not connect<br>anything to this pin.  | 16   | VDDA1.8   | PWR     | 1.8V power for the PLL core.   |
| 19vOE1#INActive low input for enabling DIF pair 1. This pin has an internal pull-<br>down.<br>1 = disable outputs, 0 = enable outputs20VDD01.8PWRPower supply for outputs, nominally 1.8V.21GNDGNDGround pin.22^CKPWRGD_PD#INInput notifies device to sample latched inputs and start up on first<br>high assertion. Low enters Power Down Mode, subsequent high<br>assertions exit Power Down Mode. This pin has internal pull-up<br>resistor.23^vHIBW_BYPM_LOBW#LATCHED<br>INTrilevel input to select High BW, Bypass or Low BW mode.<br>See PLL Operating Mode Table for Details.24FB_DNCDNCTrue clock of differential feedback. The feedback output and<br>feedback input are connected internally on this pin. Do not connect<br>anything to this pin.   | 17   | DIF1      | OUT     | Differential true clock output   |
| 19    vOE1#    IN    down.<br>1 =disable outputs, 0 = enable outputs      20    VDD01.8    PWR    Power supply for outputs, nominally 1.8V.      21    GND    GND    Ground pin.      22    ^CKPWRGD_PD#    IN    Input notifies device to sample latched inputs and start up on first<br>high assertion. Low enters Power Down Mode, subsequent high<br>assertions exit Power Down Mode. This pin has internal pull-up<br>resistor.      23    ^vHIBW_BYPM_LOBW#    LATCHED<br>IN    Trilevel input to select High BW, Bypass or Low BW mode.<br>See PLL Operating Mode Table for Details.      24    FB_DNC    DNC    True clock of differential feedback. The feedback output and<br>feedback input are connected internally on this pin. Do not connect<br>anything to this pin.  | 18   | DIF1#     | OUT     | Differential Complementary clock output                                  |
| Image: 20 with with with with with with with with   |      |           |         | Active low input for enabling DIF pair 1. This pin has an internal pull- |
| 20    VDDO1.8    PWR    Power supply for outputs, nominally 1.8V.      21    GND    GND    Ground pin.      22    ^CKPWRGD_PD#    Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.      23    ^VHIBW_BYPM_LOBW#    LATCHED IN    Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details.      24    FB_DNC    DNC    DNC    True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.  | 19   | vOE1#     | IN      | down.  |
| 21    GND    GND    Ground pin.      22    ^CKPWRGD_PD#    Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.      23    ^vHIBW_BYPM_LOBW#    LATCHED IN    Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details.      24    FB_DNC    DNC    True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.  |      |           |         | 1 =disable outputs, 0 = enable outputs                                   |
| 22    ^CKPWRGD_PD#    Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.      23    ^vHIBW_BYPM_LOBW#    LATCHED IN    Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details.      24    FB_DNC    DNC    True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.   | 20   | VDDO1.8   | PWR     | Power supply for outputs, nominally 1.8V.                                |
| 22    ^CKPWRGD_PD#    IN    high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.      23    ^vHIBW_BYPM_LOBW#    LATCHED IN    Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details.      24    FB_DNC    DNC    True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.  | 21   | GND       | GND     | Ground pin.  |
| 22    *CKPWRGD_PD#    IN    assertions exit Power Down Mode. This pin has internal pull-up resistor.      23    *vHIBW_BYPM_LOBW#    LATCHED IN    Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details.      24    FB_DNC    DNC    True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.  |      |           |         | Input notifies device to sample latched inputs and start up on first     |
| -    assertions exit Power Down Mode. This pin has internal pull-up resistor.      23    ^vHIBW_BYPM_LOBW#    LATCHED IN EVENTION INTERVIDUAL IN EVENTION INTERVIDUAL INTERVID  | 22   |           | INI     | high assertion. Low enters Power Down Mode, subsequent high              |
| 23    ^vHIBW_BYPM_LOBW#    LATCHED<br>IN    Trilevel input to select High BW, Bypass or Low BW mode.<br>See PLL Operating Mode Table for Details.      24    FB_DNC    DNC    True clock of differential feedback. The feedback output and<br>feedback input are connected internally on this pin. Do not connect<br>anything to this pin.  | 22   |           | IIN     | assertions exit Power Down Mode. This pin has internal pull-up           |
| 23    "VHIBW_BYPM_LOBW#    IN    See PLL Operating Mode Table for Details.      24    FB_DNC    True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.  |      |           |         | resistor.  |
| 24    FB_DNC    DNC    See PLL Operating Mode Table for Details.      True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.  | 22   |           | LATCHED | Trilevel input to select High BW, Bypass or Low BW mode.                 |
| 24  FB_DNC  DNC  feedback input are connected internally on this pin. Do not connect anything to this pin.  | 23   |           | IN      | See PLL Operating Mode Table for Details.                                |
| anything to this pin.   |      |           |         | True clock of differential feedback. The feedback output and             |
|   | 24   | FB_DNC    | DNC     | feedback input are connected internally on this pin. Do not connect      |
| 25 ePad GND Connect epad to ground.   |      |           |         | anything to this pin.  |
|   | 25   | ePad      | GND     | Connect epad to ground.  |

NOTE: DNC indicates Do Not Connect anything to this pin.

# **Test Loads**



L = 5 inches

### **Differential Output Terminations**

| Rs | Zo  | Units |
|----|-----|-------|
| 33 | 100 | Ohms  |
| 27 | 85  | Onins |

# **Alternate Terminations**

The 9DBV family can easily drive LVPECL, LVDS, and CML logic. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with</u> <u>"Universal" Low-Power HCSL Outputs</u>" for details.

# **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9DBV0231. These ratings, which are standard values for Renesas commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER                 | SYMBOL          | CONDITIONS                | MIN  | TYP | MAX            | UNITS | NOTES |
|---------------------------|-----------------|---------------------------|------|-----|----------------|-------|-------|
| 1.8V Supply Voltage       | VDDxx           | Applies to all VDD pins   | -0.5 |     | 2.5            | V     | 1,2   |
| Input Voltage             | V <sub>IN</sub> |                           | -0.5 |     | $V_{DD}$ +0.5V | V     | 1, 3  |
| Input High Voltage, SMBus | VIHSMB          | SMBus clock and data pins |      |     | 3.6V           | V     | 1     |
| Storage Temperature       | Ts              |                           | -65  |     | 150            | °C    | 1     |
| Junction Temperature      | Tj              |                           |      |     | 125            | °C    | 1     |
| Input ESD protection      | ESD prot        | Human Body Model          | 2000 |     |                | V     | 1     |

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>3</sup> Not to exceed 2.5V.

# **Electrical Characteristics–Clock Input Parameters**

TA = T<sub>AMB</sub>, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER                             | SYMBOL             | CONDITIONS                             | MIN | TYP | MAX  | UNITS | NOTES |
|---------------------------------------|--------------------|--|-----|-----|------|-------|-------|
| Input Common Mode<br>Voltage - DIF_IN | V <sub>COM</sub>   | Common Mode Input Voltage              | 150 |     | 1000 | mV    | 1     |
| Input Swing - DIF_IN                  | V <sub>SWING</sub> | Differential value                     | 300 |     | 1450 | mV    | 1     |
| Input Slew Rate - DIF_IN              | dv/dt              | Measured differentially                | 0.4 |     | 8    | V/ns  | 1,2   |
| Input Leakage Current                 | I <sub>IN</sub>    | $V_{IN} = V_{DD}$ , $V_{IN} = GND$     | -5  |     | 5    | uA    |       |
| Input Duty Cycle                      | d <sub>tin</sub>   | Measurement from differential waveform | 45  |     | 55   | %     | 1     |
| Input Jitter - Cycle to Cycle         | J <sub>DIFIn</sub> | Differential Measurement               | 0   |     | 125  | ps    | 1     |

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Slew rate measured through +/-75mV window centered around differential zero.

# Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating Conditions

 $T_A = T_{AMB_1}$  Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER                                 | SYMBOL                 | CONDITIONS  | MIN           | TYP    | MAX            | UNITS  | NOTES |
|---|------------------------|---|---------------|--------|----------------|--|-------|
| Supply Voltage                            | VDDx                   | Supply voltage for core and analog  | 1.7           | 1.8    | 1.9            | V  |       |
| Ambient Operating                         | T <sub>AMB</sub>       | Commercial range  | 0             | 25     | 70             | °C   |       |
| Temperature                               | IAMB                   | Industrial range  | -40           | 25     | 85             | °C   |       |
| Input High Voltage                        | V <sub>IH</sub>        | Single-ended inputs, except SMBus   | $0.75 V_{DD}$ |        | $V_{DD}$ + 0.3 | V  |       |
| Input Mid Voltage                         | $V_{\text{IM}}$        | Single-ended tri-level inputs ('_tri' suffix)   | $0.4  V_{DD}$ |        | $0.6 V_{DD}$   | V  |       |
| Input Low Voltage                         | V <sub>IL</sub>        | Single-ended inputs, except SMBus   | -0.3          |        | $0.25 V_{DD}$  | V  |       |
|   | I <sub>IN</sub>        | Single-ended inputs, $V_{IN}$ = GND, $V_{IN}$ = VDD   | -5            |        | 5              | uA   |       |
| Input Current                             | I <sub>INP</sub>       | Single-ended inputs $V_{IN}$ = 0 V; Inputs with internal pull-up resistors $V_{IN}$ = VDD; Inputs with internal pull-down resistors | -200          |        | 200            | uA   |       |
|   | F <sub>ibyp</sub>      | Bypass mode   | 1             |        | 200            | MHz  | 2     |
| Input Frequency                           | F <sub>ipll</sub>      | 100MHz PLL mode   | 50            | 100.00 | 140            | MHz  | 2     |
| Input Frequency                           | F <sub>ipll</sub>      | 125MHz PLL mode   | 62.5          | 125.00 | 175            | MHz  | 2     |
|   | F <sub>ipll</sub>      | 50MHz PLL mode  | 25            | 50.00  | 65             | MHz  | 2     |
| Pin Inductance                            | L <sub>pin</sub>       |   |               |        | 7              | nH   | 1     |
|   | C <sub>IN</sub>        | Logic Inputs, except DIF_IN   | 1.5           |        | 5              | pF   | 1     |
| Capacitance                               | $C_{INDIF_IN}$         | DIF_IN differential clock inputs  | 1.5           |        | 2.7            | pF   | 1,5   |
|   | C <sub>OUT</sub>       | Output pin capacitance  |               |        | 6              | °C<br>°C<br>V<br>V<br>V<br>uA<br>uA<br>MHz<br>MHz<br>MHz<br>MHz<br>MHz<br>MHz<br>MHz<br>MHz  | 1     |
| Clk Stabilization                         | T <sub>STAB</sub>      | From $V_{DD}$ Power-Up and after input clock  |               |        | 1              | V°C°CVVVMHzMHzMHzMHzMHzMHzMHzMHzMHzNHzNHzNHzNHzNHzNHzNHzNHzNHzNHzNHzNHzNHzNHzNHZNHZNHZNHZNHZNHZNNVVVNVNNN< | 1,2   |
|   | ISTAB                  | stabilization or de-assertion of PD# to 1st clock   |               |        | '              |  | 1,2   |
| Input SS Modulation<br>Frequency PCle     | f <sub>MODINPCIe</sub> | Allowable Frequency for PCle Applications<br>(Triangular Modulation)  | 30            |        | 33             | kHz  |       |
| Input SS Modulation<br>Frequency non-PCle | f <sub>MODIN</sub>     | Allowable Frequency for non-PCle Applications<br>(Triangular Modulation)  | 0             |        | 66             | kHz  |       |
| OE# Latency                               | t <sub>LATOE</sub> #   | DIF start after OE# assertion<br>DIF stop after OE# deassertion   | 1             |        | 3              | clocks   | 1,3   |
| Tdrive_PD#                                | t <sub>DRVPD</sub>     | DIF output enable after<br>PD# de-assertion   |               |        | 300            | us   | 1,3   |
| Tfall                                     | t <sub>F</sub>         | Fall time of single-ended control inputs  |               |        | 5              | ns   | 2     |
| Trise                                     | t <sub>R</sub>         | Rise time of single-ended control inputs  |               |        | 5              | ns   | 2     |
| SMBus Input Low Voltage                   | VILSMB                 | $V_{DDSMB}$ = 3.3V, see note 4 for $V_{DDSMB}$ < 3.3V   |               |        | 0.6            | V  |       |
| SMBus Input High Voltage                  | VIHSMB                 | $V_{DDSMB}$ = 3.3V, see note 5 for $V_{DDSMB}$ < 3.3V   | 2.1           |        | 3.6            | V  | 4     |
| SMBus Output Low Voltage                  | V <sub>OLSMB</sub>     | At I <sub>PULLUP</sub>  |               |        | 0.4            | V  |       |
| SMBus Sink Current                        | I <sub>PULLUP</sub>    | At V <sub>OL</sub>  | 4             |        |                | mA   |       |
| Nominal Bus Voltage                       | V <sub>DDSMB</sub>     | Bus Voltage   | 1.7           |        | 3.6            | V  |       |
| SCLK/SDATA Rise Time                      | t <sub>RSMB</sub>      | (Max VIL - 0.15) to (Min VIH + 0.15)  |               |        | 1000           | ns   | 1     |
| SCLK/SDATA Fall Time                      | t <sub>FSMB</sub>      | (Min VIH + 0.15) to (Max VIL - 0.15)  |               |        | 300            | ns   | 1     |
| SMBus Operating                           | f <sub>MAXSMB</sub>    | Maximum SMBus operating frequency   |               |        | 400            |  | 6     |

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

 $^2\mbox{Control}$  input must be monotonic from 20% to 80% of input swing.

 $^3$  Time from deassertion until outputs are >200 mV.

 $^4$  For V<sub>DDSMB</sub> < 3.3V, V<sub>IHSMB</sub> >= 0.8xV<sub>DDSMB</sub>.

<sup>5</sup> DIF\_IN input.

<sup>6</sup> The differential input clock must be running for the SMBus to be active.

# **Electrical Characteristics–DIF 0.7V Low Power HCSL Outputs**

|                       | Valtages per perma | I anaration conditions  | See Test Le  | ada far Laading Canditiona |
|-----------------------|--------------------|-------------------------|--------------|----------------------------|
| $IA = I_{AMB}$ Supply | voltages per norma | i operation conditions, | See lest Loa | ads for Loading Conditions |

| PARAMETER              | SYMBOL            | CONDITIONS  | MIN  | TYP | MAX  | UNITS | NOTES |
|------------------------|-------------------|---|------|-----|------|-------|-------|
| Slew rate              | dV/dt             | Scope averaging on, fast setting  | 1.9  | 3.2 | 4    | V/ns  | 1,2,3 |
| Slew late              | dV/dt             | Scope averaging on, slow setting  | 1.4  | 2.3 | 3.3  | V/ns  | 1,2,3 |
| Slew rate matching     | : dV/dt           | Slew rate matching, Scope averaging on  |      | 5   | 20   | %     | 1,2,4 |
| Voltage High           | V <sub>HIGH</sub> | Statistical measurement on single-ended signal using oscilloscope math function. (Scope | 660  | 779 | 850  | mV    | 7     |
| Voltage Low            | V <sub>LOW</sub>  | averaging on)   |      | 21  | 150  | 111 V | 7     |
| Max Voltage            | Vmax              | Measurement on single ended signal using  |      | 835 | 1150 | mV    | 7     |
| Min Voltage            | Vmin              | absolute value. (Scope averaging off)   | -300 | -42 |      | IIIV  | 7     |
| Crossing Voltage (abs) | Vcross_abs        | Scope averaging off   | 250  | 409 | 550  | mV    | 1,5   |
| Crossing Voltage (var) | ∆-Vcross          | Scope averaging off   |      | 14  | 140  | mV    | 1,6   |

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Measured from differential waveform

<sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

<sup>7</sup> At default SMBus settings.

## **Electrical Characteristics–Current Consumption**

TA = T<sub>AMB</sub>, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER                | SYMBOL            | CONDITIONS                      | MIN | TYP   | MAX | UNITS | NOTES |
|--------------------------|-------------------|---------------------------------|-----|-------|-----|-------|-------|
| Operating Supply Current | I <sub>DDA</sub>  | VDDA+VDDR, PLL Mode, @100MHz    |     | 4.4   | 6   | mA    | 1     |
|                          | I <sub>DD</sub>   | VDD, All outputs active @100MHz |     | 14.2  | 18  | mA    | 1     |
| Powerdown Current        | IDDAPD            | VDDA+VDDR, PLL Mode, @100MHz    |     | 0.014 | 1   | mA    | 1, 2  |
|                          | I <sub>DDPD</sub> | VDD, Outputs Low/Low            |     | 0.9   | 1.4 | mA    | 1, 2  |

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Input clock stopped.

# Electrical Characteristics–Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T<sub>AMB</sub>, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| ······································ |                       |  |      |      |      |       |       |
|--|-----------------------|--|------|------|------|-------|-------|
| PARAMETER                              | SYMBOL                | CONDITIONS                                   | MIN  | TYP  | MAX  | UNITS | NOTES |
| PLL Bandwidth                          | BW                    | -3dB point in High BW Mode                   | 2    | 2.7  | 4    | MHz   | 1,5   |
| PLL Bandwidth                          | DVV                   | -3dB point in Low BW Mode                    | 1    | 1.4  | 2    | MHz   | 1,5   |
| PLL Jitter Peaking                     | t <sub>JPEAK</sub>    | Peak Pass band Gain                          |      | 1.05 | 2    | dB    | 1     |
| Duty Cycle                             | t <sub>DC</sub>       | Measured differentially, PLL Mode            | 45   | 50   | 55   | %     | 1     |
| Duty Cycle Distortion                  | t <sub>DCD</sub>      | Measured differentially, Bypass Mode @100MHz | -1   | -0.1 | 1    | %     | 1,3   |
| Skow Input to Output                   | t <sub>pdBYP</sub>    | Bypass Mode, V <sub>T</sub> = 50%            | 2600 | 3370 | 4200 | ps    | 1     |
| Skew, Input to Output                  | t <sub>pdPLL</sub>    | PLL Mode V <sub>T</sub> = 50%                | 0    | 112  | 200  | ps    | 1,4   |
| Skew, Output to Output                 | t <sub>sk3</sub>      | V <sub>T</sub> = 50%                         |      | 33   | 50   | ps    | 1,4   |
| Jitter, Cycle to cycle                 | +.                    | PLL mode                                     |      | 13   | 50   | ps    | 1,2   |
|  | t <sub>jcyc-cyc</sub> | Additive Jitter in Bypass Mode               |      | 0.1  | 5    | ps    | 1,2   |

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Measured from differential waveform

<sup>3</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

<sup>4</sup> All outputs at default slew rate

<sup>5</sup> The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

# Electrical Characteristics–Phase Jitter Parameters – 12kHz to 20MHz

T<sub>AMB</sub> = over the specified operating range. Supply Voltages per normal operation conditions. See Test Loads for loading conditions.

| Parameter                      | Symbol        | Conditions           | Minimum | Typical | Maximum | Specification<br>Limit | Units | Notes   |
|--------------------------------|---------------|----------------------|---------|---------|---------|------------------------|-------|---------|
| 12k-20M Additive Phase Jitter, | t             | Fan-out Buffer Mode, |         | 156     |         | n/a                    | ß     | 1 2 3   |
| Fan-out Buffer Mode            | ₿ph12k-20MFOB | SSC OFF, 156.25M Hz  |         | 100     |         | Π/a                    | (rms) | 1, 2, 3 |

Notes:

1. Applies to all differential outputs, guaranteed by design and characterization. See Test Loads for measurement setup details.

2. 12kHz to 20M Hz brick wall filter.

3. For RMS values additive jitter is calculated by solving for b where  $[b = sqrt(c^2 - a^2)]$ , a is rms input jitter and c is rms total jitter.

# Electrical Characteristics–Additive PCIe Phase Jitter for Fanout Buffer Mode<sup>[7]</sup>

T<sub>AMB</sub> = over the specified operating range. Supply Voltages per normal operation conditions. See Test Loads for loading conditions.

| Parameter  | Symbol          | Conditions                    | Minimum | Typical | Maximum | Limit | Units       | Notes      |
|--|-----------------|-------------------------------|---------|---------|---------|-------|-------------|------------|
|  | tjphPCleG1-CC   | PCIe Gen 1 (2.5 GT/s)         |         | 1.7     | 3.0     | 86    | рs<br>(р-р) | 1, 2       |
|  |                 | PCIe Gen 2 Hi Band (5.0 GT/s) |         | 0.033   | 0.049   | 3     | ps<br>(RMS) | 1, 2       |
| Additive PCIe Phase Jitter,<br>Fan-out Buffer Mode | ∮jphPCleG2-CC   | PCIe Gen 2 Lo Band (5.0 GT/s) |         | 0.122   | 0.199   | 3.1   | ps<br>(RMS) | 1, 2       |
| (Common Clocked Architecture)                      | tjphPCleG3-CC   | PCIe Gen 3 (8.0 GT/s)         |         | 0.059   | 0.098   | 1     | ps<br>(RMS) | 1, 2       |
|  | tjphPCleG4-CC   | PCIe Gen 4 (16.0 GT/s)        |         | 0.059   | 0.098   | 0.5   | ps<br>(RMS) | 1, 2, 3, 4 |
|  | tjphPCleG5-CC   | PCIe Gen 5 (32.0 GT/s)        |         | 0.023   | 0.038   | 0.15  | ps<br>(RMS) | 1, 2, 3, 5 |
|  | tjphPCleG1-SRIS | PCIe Gen 1 (2.5 GT/s)         |         | 0.175   | 0.038   | n/a   | ps<br>(RMS) | 1, 2, 6    |
| Additive PCIe Phase Jitter,                        | tjphPCleG2-SRIS | PCIe Gen 2 (5.0 GT/s)         |         | 0.156   | 0.275   | n/a   | ps<br>(RMS) | 1, 2, 6    |
| Fan-out Buffer Mode<br>(SRIS Architecture)         | tjphPCleG3-SRIS | PCIe Gen 3 (8.0 GT/s)         |         | 0.041   | 0.247   | n/a   | ps<br>(RMS) | 1, 2, 6    |
|  | tjphPCleG4-SRIS | PCIe Gen 4 (16.0 GT/s)        |         | 0.043   | 0.064   | n/a   | ps<br>(RMS) | 1, 2, 6    |
|  | tjphPCleG5-SRIS | PCIe Gen 5 (32.0 GT/s)        |         | 0.036   | 0.066   | n/a   | ps<br>(RMS) | 1, 2, 6    |

Notes:

1. The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the Test Loads section of the data sheet for the exact measurement setup. The total Ref Clk jitter limits for each data rate are listed for convenience. The worst case results for each data rate are summarized in this table. If oscilloscope data is used, equipment noise is removed from all results.

2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately - Jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200 MHz (at 300 MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak to peak jitter using a multiplication factor of 8.83. In the case where real-time oscilloscope and PNA measurements have both been done and produce different results the RTO result must be used.

3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 MHz taking care to minimize removal of any non-SSC content.


4. Note that 0.7 ps RMS is to be used in channel simulations to account for additional noise in a real system.

5. Note that 0.25 ps RMS is to be used in channel simulations to account for additional noise in a real system.

6. The PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, however, it does not provide specification limits, hence the n/a in the Limit column. SRIS values are informative only. In general, a clock operating in an SRIS system must be twice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by  $\sqrt{2}$ . And additional consideration is the value for which to divide by  $\sqrt{2}$ . The conservative approach is to divide the ref clock jitter limit, and the case can be made for dividing the channel simulation values by  $\sqrt{2}$ , if the ref clock is close to the Tx clock input. An example for Gen4 is as follows. A "rule-of-thumb" SRIS limit would be either 0.5ps RMS/ $\sqrt{2}$  = 0.35ps RMS if the clock chip is far from the clock input, or 0.7ps RMS/ $\sqrt{2}$  = 0.5ps RMS if the clock chip is near the clock input.

7. Additive jitter for RMS values is calculated by solving for b where  $b = \sqrt{(c^2 - a^2)}$ , and a is rms input jitter and c is rms output jitter.

# Additive Phase Jitter Plot: 125M (12kHz to 20MHz)



10

# **General SMBus Serial Interface Information**

### How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will **acknowledge**
- Controller (host) sends the byte count = X
- Renesas clock will **acknowledge**
- Controller (host) starts sending Byte N through Byte N+X-1
- Renesas clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

|           | Index Blo  | ock V    | Vrite Operation          |
|-----------|------------|----------|--------------------------|
| Controlle | er (Host)  |          | Renesas (Slave/Receiver) |
| Т         | starT bit  |          |                          |
| Slave A   | Address    |          |                          |
| WR        | WRite      |          |                          |
|           |            |          | ACK                      |
| Beginning | g Byte = N |          |                          |
|           |            |          | ACK                      |
| Data Byte | Count = X  |          |                          |
|           |            |          | ACK                      |
| Beginnin  | ig Byte N  |          |                          |
|           |            |          | ACK                      |
| 0         |            | $\times$ |                          |
| 0         |            | X Byte   | 0                        |
| 0         |            | Ð        | 0                        |
|           |            |          | 0                        |
| Byte N    | + X - 1    |          |                          |
|           |            |          | ACK                      |
| Р         | stoP bit   |          |                          |

Note: SMBus Address is 1101101x, where x is the read/write bit.

### How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- Controller (host) will send a separate start bit
- · Controller (host) sends the read address
- Renesas clock will acknowledge
- Renesas clock will send the data byte count = X
- Renesas clock sends Byte N+X-1
- Renesas clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

|      | Index Block R   | lead C | peration          |
|------|-----------------|--------|-------------------|
| Co   | ntroller (Host) |        | Renesas           |
| Т    | starT bit       | -      |                   |
| SI   | ave Address     | -      |                   |
| WR   | WRite           | -      |                   |
|      |                 |        | ACK               |
| Begi | nning Byte = N  |        |                   |
|      |                 | -      | ACK               |
| RT   | Repeat starT    | -      |                   |
| SI   | ave Address     |        |                   |
| RD   | ReaD            |        |                   |
|      |                 |        | ACK               |
|      |                 |        |                   |
|      |                 |        | Data Byte Count=X |
|      | ACK             |        |                   |
|      |                 |        | Beginning Byte N  |
|      | ACK             |        |                   |
|      |                 | e      | 0                 |
|      | 0               | X Byte | 0                 |
|      | 0               | ×      | 0                 |
|      | 0               |        |                   |
|      |                 |        | Byte N + X - 1    |
| Ν    | Not acknowledge |        |                   |
| Р    | stoP bit        |        |                   |

| Byte 0 | Name     | Control Function | Туре | 0       | 1       | Default |  |
|--------|----------|------------------|------|---------|---------|---------|--|
| Bit 7  | Reserved |                  |      |         |         |         |  |
| Bit 6  | Reserved |                  |      |         |         |         |  |
| Bit 5  | DIF OE1  | Output Enable    | RW   | Low/Low | Enabled | 1       |  |
| Bit 4  | Reserved |                  |      |         |         |         |  |
| Bit 3  | DIF OE0  | Output Enable    | RW   | Low/Low | Enabled | 1       |  |
| Bit 2  |          | Reserved         |      |         |         | 1       |  |
| Bit 1  | Reserved |                  |      |         |         |         |  |
| Bit 0  | Reserved |                  |      |         |         |         |  |

### SMBus Table: Output Enable Register <sup>1</sup>

1. A low on these bits will override the OE# pin and force the differential output Low/Low

#### SMBus Table: PLL Operating Mode and Output Amplitude Control Register

| Byte 1 | Name            | Control Function              | Туре            | 0                   | 1                 | Default |
|--------|-----------------|-------------------------------|-----------------|---------------------|-------------------|---------|
| Bit 7  | PLLMODERB1      | PLL Mode Readback Bit 1       | R               | See PLL Operat      | ing Mode Table    | Latch   |
| Bit 6  | PLLMODERB0      | PLL Mode Readback Bit 0       | R               |                     | ing would rapie   | Latch   |
| Bit 5  | PLLMODE SWCNTRL | Enable SW control of PLL Mode | RW              | Values in B1[7:6]   | Values in B1[4:3] | 0       |
| DIUS   | TEEMODE_SWONTRE |                               | 1.00            | set PLL Mode        | set PLL Mode      | U       |
| Bit 4  | PLLMODE1        | PLL Mode Control Bit 1        | RW <sup>1</sup> | See PLL Operat      | ing Mode Table    | 0       |
| Bit 3  | PLLMODE0        | PLL Mode Control Bit 0        | RW <sup>1</sup> | See FLL Operat      | ing wode table    | 0       |
| Bit 2  |                 | Reserved                      |                 |                     |                   | 1       |
| Bit 1  | AMPLITUDE 1     | Controls Output Amplitude     | RW              | 00 = 0.6V 01 = 0.7V |                   | 1       |
| Bit 0  | AMPLITUDE 0     | Controls Output Amplitude     | RW              | 10= 0.8V            | 11 = 0.9V         | 0       |

1. B1[5] must be set to a 1 for these bits to have any effect on the part.

### SMBus Table: DIF Slew Rate Control Register

| Byte 2 | Name             | Control Function    | Туре | 0            | 1            | Default |  |
|--------|------------------|---------------------|------|--------------|--------------|---------|--|
| Bit 7  | Reserved         |                     |      |              |              |         |  |
| Bit 6  | Reserved         |                     |      |              |              |         |  |
| Bit 5  | SLEWRATESEL DIF1 | Slew Rate Selection | RW   | Slow setting | Fast setting | 1       |  |
| Bit 4  | Reserved         |                     |      |              |              |         |  |
| Bit 3  | SLEWRATESEL DIF0 | Slew Rate Selection | RW   | Slow setting | Fast setting | 1       |  |
| Bit 2  |                  | Reserved            |      |              |              | 1       |  |
| Bit 1  | Reserved         |                     |      |              |              |         |  |
| Bit 0  |                  | Reserved            |      |              |              | 1       |  |

#### SMBus Table: Frequency Select Control Register

| Byte 3 | Name           | Control Function                    | Туре            | 0  | 1              | Default |  |
|--------|----------------|-------------------------------------|-----------------|--|----------------|---------|--|
| Bit 7  |                | Reserved                            |                 |  |                | 1       |  |
| Bit 6  | Reserved       |                                     |                 |  |                |         |  |
| Bit 5  | FREQ_SEL_EN    | Enable SW selection of<br>frequency | RW              | SW frequency SW frequency change disabled change enabled |                | 0       |  |
| Bit 4  | FSEL1          | Freq. Select Bit 1                  | RW <sup>1</sup> | See Frequency  | v Select Table | 0       |  |
| Bit 3  | FSEL0          | Freq. Select Bit 0                  | RW <sup>1</sup> | See Trequenc   | y Gelect Table | 0       |  |
| Bit 2  |                | Reserved                            |                 |  |                | 1       |  |
| Bit 1  | Reserved       |                                     |                 |  |                |         |  |
| Bit 0  | SLEWRATESEL FB | Adjust Slew Rate of FB              | RW              | Slow setting   | Fast setting   | 1       |  |

1. B3[5] must be set to a 1 for these bits to have any effect on the part.

#### Byte 4 is Reserved and reads back 'hFF

| Byte 5 | Name | Control Function | Туре | 0          | 1          | Default |
|--------|------|------------------|------|------------|------------|---------|
| Bit 7  | RID3 |                  | R    |            | 0          |         |
| Bit 6  | RID2 | Revision ID      | R    | A rev =    | 0          |         |
| Bit 5  | RID1 |                  | R    | A lev-     | 0          |         |
| Bit 4  | RID0 |                  | R    |            | 0          |         |
| Bit 3  | VID3 |                  | R    |            |            | 0       |
| Bit 2  | VID2 | VENDOR ID        | R    | 0001       | 0001 = IDT |         |
| Bit 1  | VID1 | VENDOR ID        | R    | 0001 = 101 |            | 0       |
| Bit 0  | VID0 |                  | R    |            |            | 1       |

### SMBus Table: Revision and Vendor ID Register


#### SMBus Table: Device Type/Device ID

| Byte 6 | Name         | Control Function | Туре | 0                   | 1                    | Default |
|--------|--------------|------------------|------|---------------------|----------------------|---------|
| Bit 7  | Device Type1 | Device Type      | R    | 00 = FGx, 01 = DBx, |                      | 0       |
| Bit 6  | Device Type0 | Device Type      | R    | 10 = DMx, 1         | 1                    |         |
| Bit 5  | Device ID5   |                  | R    |                     |                      | 0       |
| Bit 4  | Device ID4   |                  | R    |                     |                      | 0       |
| Bit 3  | Device ID3   | Device ID        | R    | 000100 hipa         | 100 binary or 02 hex |         |
| Bit 2  | Device ID2   | Device ID        | R    | 000100 bina         | Ty OF 02 Hex         | 0       |
| Bit 1  | Device ID1   |                  | R    | 1                   |                      | 1       |
| Bit 0  | Device ID0   |                  | R    |                     |                      | 0       |

### SMBus Table: Byte Count Register

| Byte 7 | Name     | Control Function       | Туре | 0                      | 1                     | Default |
|--------|----------|------------------------|------|------------------------|-----------------------|---------|
| Bit 7  | Reserved |                        |      |                        |                       | 0       |
| Bit 6  | Reserved |                        |      |                        | 0                     |         |
| Bit 5  | Reserved |                        |      |                        | 0                     |         |
| Bit 4  | BC4      |                        | RW   |                        |                       | 0       |
| Bit 3  | BC3      |                        | RW   | Writing to this regist | er will configure how | 1       |
| Bit 2  | BC2      | Byte Count Programming | RW   | many bytes will be r   | ead back, default is  | 0       |
| Bit 1  | BC1      |                        | RW   | = 8 b                  | ytes.                 | 0       |
| Bit 0  | BC0      |                        | RW   |                        |                       | 0       |

# **Marking Diagrams**



Notes:

- 1. "LOT" is the lot sequence number.
- 2. YYWW is the last two digits of the year and week that the part was assembled.
- 3. Line 2: truncated part number
- 4. "L" denotes RoHS compliant package.
- 5. "I" denotes industrial temperature range device.

# **Thermal Characteristics**

| PARAMETER          | SYMBOL           | CONDITIONS                      | PKG                   | TYP<br>VALUE | UNITS | NOTES |
|--------------------|------------------|---------------------------------|-----------------------|--------------|-------|-------|
|                    | θ <sub>JC</sub>  | Junction to Case                | 62<br>5.4<br>NLG20 50 | 62           | °C/W  | 1     |
|                    | $\theta_{Jb}$    | Junction to Base                |                       | 5.4          | °C/W  | 1     |
| Thermal Resistance | θ <sub>JA0</sub> | Junction to Air, still air      |                       | 50           | °C/W  | 1     |
| mermai Resistance  | $\theta_{JA1}$   | Junction to Air, 1 m/s air flow | NLG24                 | 43           | °C/W  | 1     |
|                    | $\theta_{JA3}$   | Junction to Air, 3 m/s air flow |                       | 39           | °C/W  | 1     |
|                    | $\theta_{JA5}$   | Junction to Air, 5 m/s air flow |                       | 38           | °C/W  | 1     |

<sup>1</sup>ePad soldered to board

# Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

### 24-VFQFPN (NLG24P1)

### **Ordering Information**

| Part / Order Number | Shipping Packaging | Package       | Temperature   |  |
|---------------------|--------------------|---------------|---------------|--|
| 9DBV0231AKLF        | Tubes              | 24-pin VFQFPN | 0 to +70° C   |  |
| 9DBV0231AKLFT       | Tape and Reel      | 24-pin VFQFPN | 0 to +70° C   |  |
| 9DBV0231AKILF       | Tubes              | 24-pin VFQFPN | -40 to +85° C |  |
| 9DBV0231AKILFT      | Tape and Reel      | 24-pin VFQFPN | -40 to +85° C |  |

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

"A" is the device revision designator (will not correlate with the datasheet revision).


# **Revision History**

| Revision Date     | Description  |
|-------------------|--|
| August 13, 2012   | 1. Updated electrical characteristics tables.  |
| 7109031 10, 2012  | 2. Move to final.  |
|                   | 1. Changed VIH min. from 0.65*VDD to 0.75*VDD  |
|                   | 2. Changed VIL max. from 0.35*VDD to 0.25*VDD  |
|                   | <ol><li>Added missing mid-level input voltage spec (VIM) of 0.4*VDD to 0.6*VDD.</li></ol>                          |
|                   | 4. Changed Shipping Packaging from "Trays" to "Tubes".   |
|                   | 5. Reformatted to new template   |
|                   | 1. Updated block diagram with new format showing individual outputs instead of bussed outputs.                     |
|                   | <ol><li>Updated pin out and pin descriptions to show ePad on package connected to ground.</li></ol>                |
| April 3, 2015     | 3. Updated front page text to standard format for these devices. Added explicit bullet indicated Spread Spectrum   |
|                   | compatibilty. Changed data sheet title, etc.   |
|                   | 4. Added additive phase jitter plot and updated phase jitter spec table.   |
|                   | 1. Replaced "Driving LVDS" with "Alternate Terminations", adding reference to AN-891.                              |
| August 10, 2015   | 2. Updated "Clock Input Parameters Table" correcting inconsistency with PCIe SIG specifications.                   |
| 7 luguot 10, 2010 | <ol><li>Widened allowable input frequency at each PLL mode frequency.</li></ol>                                    |
|                   | 4. Updated NLG24 package drawing with actual package info instead of generic drawing.                              |
|                   | 1. Minor typographical corrections throughout the data sheet   |
|                   | 2. Updated test load diagram to generic diagram. Length of test load listed outside the drawing.                   |
|                   | 3. Minor updates to electrical tables for formatting. Removed Schmitt trigger info and output high/low voltage     |
|                   | specifications for single-ended outputs, since this part does not have any.  |
|                   | 4. "Low-Power HCSL Outputs" table: corrected inversion of slew rate setting with specifications. Changed reference |
| November 5, 2015  | from 2 V/ns and 3 V/ns to slow setting and fast setting. Also change references in SMBus Bytes[3:2]                |
|                   | 5. "Low-Power HCSL Outputs" table: Removed Vswing parameter since this is an input parameter and is covered in     |
|                   | "Clock Input Parameters" Table.  |
|                   | 6. Reduced current consumption limits.   |
|                   | 7. Minor updates to other electrical tables.   |
|                   | 1. Updated max frequency of 100MHz PLL mode to 140MHz  |
| April 28, 2016    | 2. Updated max frequency of 125MHz PLL mode to 175MHz  |
| 7,011 20, 2010    | 3. Updated max frequency of 50MHz PLL mode to 65MHz  |
|                   | 1. Updated document title.   |
|                   | 2. Updated Recommended Applications.   |
| July 30, 2021     | 3. Updated Key Specifications.   |
|                   | 4. Updated Package Outline Drawings section.   |
|                   | 5. Updated Phase Jitter tables.  |
|                   |  |



# 24-VFQFPN, Package Outline Drawing

4.0 x 4.0 x 0.90 mm Body,0.50mm Pitch,Epad 2.45 x 2.45 mm NLG24P1, PSC-4192-01, Rev 02, Page 1




© Integrated Device Technology, Inc.





4.0 x 4.0 x 0.90 mm Body,0.50mm Pitch,Epad 2.45 x 2.45 mm NLG24P1, PSC-4192-01, Rev 02, Page 2



### RECOMMENDED LAND PATTERN DIMENSION

NOTES:

- ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.
  TOP DOWN VIEW, AS VIEWED ON PCB.
  LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

| Package Revision History         |        |   |  |  |
|----------------------------------|--------|---|--|--|
| Date Created Rev No. Description |        |   |  |  |
| Sept 9, 2016                     | Rev 01 | Add Chamfer on Epad                                       |  |  |
| Sept 13, 2018                    | Rev 02 | New Format, Recalculate Land Pattern Change QFN to VFQFPN |  |  |

© Integrated Device Technology, Inc.