

2-Output 1.8V PCle Zero Delay/Fanout Clock Buffer with Zo = 100ohms

DATASHEET

Description

The 9DBV0241 is a member of Renesas' 1.8V Very-Low-Power (VLP) PCIe family. The device has 2 output enables for clock management.

Recommended Application

1.8V PCIe Gen1-5 Zero-Delay/Fan-out Buffer (ZDB/FOB)

Output Features

• Two 1–200MHz Low-Power (LP) HCSL DIF pairs with Zo = 100Ω


Key Specifications

- DIF cycle-to-cycle jitter < 50ps
- DIF output-to-output skew < 50ps
- PCIe Gen5 CC additive phase jitter < 40fs RMS
- 12kHz-20MHz additive phase jitter = 156fs RMS at
- 156.25MHz (typical)


Features/Benefits

- LP-HCSL outputs with Zo = 100Ω; saves 8 resistors compared to standard HCSL outputs
- 35mW typical power consumption in PLL mode; reduced thermal concerns
- Spread Spectrum (SS) compatible; allows use of SS for EMI reduction
- OE# pins; support DIF power management
- HCSL compatible differential input; can be driven by common clock sources
- SMBus-selectable features; optimize signal integrity to application
 - · slew rate for each output
 - · differential output amplitude
- Pin/software selectable PLL bandwidth and PLL Bypass; optimize PLL to application
- Outputs blocked until PLL is locked; clean system start-up
- Device contains default configuration; SMBus interface not required for device control
- 3.3V tolerant SMBus interface; works with legacy controllers
- Space saving 4 × 4mm 24-VFQFPN; minimal board space

Block Diagram



Pin Configuration



24-pin VFQFPN, 4x4 mm, 0.5mm pitch

^ prefix indicates internal 120KOhm pull up resistor ^v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VDD/2) v prefix indicates internal 120KOhm pull down resistor

Power Management Table

CKPWRGD PD#	CLK_IN	CLK IN SMBus OEx# Pin		DIF	PLL	
CKPWKGD_PD#	CLK_IN	OEx bit	OEX# PIII	True O/P	Comp. O/P	PLL
0	X	X X X		Low	Low	Off
1	Running	0	X	Low	Low	On ¹
1	Running	1	0	Running	Running	On ¹
1	Running	1	1	Low	Low	On ¹

^{1.} If Bypass mode is selected, the PLL will be off, and outputs will be running.

Power Connections

Pin Numb	er	Description			
VDD	GND	Description			
2	5	Input receiver analog			
7	6	Digital Power			
11,20	10,21	DIF outputs			
16	15	PLL Analog			

Frequency Select Table

FSEL Byte3 [4:3]	CLK_IN (MHz)	DIFx (MHz)
00 (Default)	100.00	CLK_IN
01	50.00	CLK_IN
10	125.00	CLK_IN
11	Reserved	Reserved

PLL Operating Mode

HiBW_BypM_LoBW#	MODE	Byte1 [7:6] Readback	Byte1 [4:3] Control
0	PLL Lo BW	00	00
M	Bypass	01	01
1	PLL Hi BW	11	11

SMBus Address

Address	+ Read/Write bit
1101101	x


Pin Descriptions

Pin#	Pin Name	Type	Pin Description
1	FB_DNC#	DNC	Complement clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.
2	VDDR1.8	PWR	1.8V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately.
3	CLK IN	IN	True Input for differential reference clock.
4	CLK_IN#	IN	Complementary Input for differential reference clock.
5	GNDR	GND	Analog Ground pin for the differential input (receiver)
6	GNDDIG	GND	Ground pin for digital circuitry
7	VDDDIG1.8	PWR	1.8V digital power (dirty power)
8	SCLK 3.3	IN	Clock pin of SMBus circuitry, 3.3V tolerant.
9	SDATA_3.3	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
10	GND	GND	Ground pin.
11	VDDO1.8	PWR	Power supply for outputs, nominally 1.8V.
12	vOE0#	IN	Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
13	DIF0	OUT	Differential true clock output
14	DIF0#	OUT	Differential Complementary clock output
15	GNDA	GND	Ground pin for the PLL core.
16	VDDA1.8	PWR	1.8V power for the PLL core.
17	DIF1	OUT	Differential true clock output
18	DIF1#	OUT	Differential Complementary clock output
19	vOE1#	IN	Active low input for enabling DIF pair 1. This pin has an internal pulldown. 1 =disable outputs, 0 = enable outputs
20	VDDO1.8	PWR	Power supply for outputs, nominally 1.8V.
21	GND	GND	Ground pin.
22	^CKPWRGD_PD#	IN	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.
23	^vHIBW_BYPM_LOBW#	LATCHED IN	Trilevel input to select High BW, Bypass or Low BW mode. This pin is biased to VDD/2 (Bypass mode) with internal pull up/pull down resistors. See PLL Operating Mode Table for Details.
24	FB_DNC	DNC	True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.
25	epad	GND	GND

NOTE: DNC indicates Do Not Connect anything to this pin.



Test Loads



L = 5 inches

Alternate Terminations

The 9DBV family can easily drive LVPECL, LVDS, and CML logic. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with "Universal" Low-Power HCSL Outputs"</u> for details.



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBV0241. These ratings, which are standard values for Renesas commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
1.8V Supply Voltage	VDDxx	Applies to all VDD pins	-0.5		2.5	V	1,2
Input Voltage	V_{IN}		-0.5		V _{DD} +0.5V	V	1, 3
Input High Voltage, SMBus	V_{IHSMB}	SMBus clock and data pins			3.6V	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Clock Input Parameters

TA = T_{COM} or T_{IND:} Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

, , ,	• .	•	-				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Common Mode Voltage - DIF_IN	V _{COM}	Common Mode Input Voltage	150		1000	mV	1
Input Swing - DIF_IN	V_{SWING}	Differential value	300		1450	mV	1
Input Slew Rate - DIF_IN	d√dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d _{tin}	Measurement from differential waveform	45		55	%	1
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential Measurement	0		125	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.5V.

²Slew rate measured through +/-75mV window centered around differential zero



Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating Conditions

 $TA = T_{AMB}$, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

	· · · · · · · · · · · · · · · · · · ·					
SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
VDDx	Supply voltage for core and analog	1.7	1.8	1.9	V	
T	Commercial range	0	25	70	°C	
IAMB	Industrial range	-40	25	85	°C	
V _{IH}	Single-ended inputs, except SMBus	0.75 V _{DD}		$V_{DD} + 0.3$	V	
V _{IM}	Single-ended tri-level inputs ('_tri' suffix)	0.4 V _{DD}		0.6 V _{DD}	V	
V _{IL}	Single-ended inputs, except SMBus	-0.3		0.25 V _{DD}	V	
I _{IN}	Single-ended inputs, V_{IN} = GND, V_{IN} = VDD	-5		5	uA	
I _{INP}	Single-ended inputs V_{IN} = 0 V; Inputs with internal pull-up resistors V_{IN} = VDD; Inputs with internal pull-down resistors	-200		200	uA	
F _{iby p}	Bypass mode	1		200	MHz	2
F _{ipll}	100MHz PLL mode	60	100.00	140	MHz	2
F _{ipll}	125MHz PLL mode	75	125.00	175	MHz	2
F _{ipll}	50MHz PLL mode	30	50.00	65	MHz	2
C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
C _{INDIF_IN}	DIF_IN differential clock inputs	1.5		2.7	pF	1,5
C _{OUT}	Output pin capacitance			6	pF	1
T _{STAB}	From V _{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock			1	ms	1,2
f _{MODINPCIe}	Allowable Frequency for PCle Applications (Triangular Modulation)	30		33	kHz	
f _{MODIN}	Allowable Frequency for non-PCle Applications (Triangular Modulation)	0		66	kHz	
t _{LATOE#}	DIF start after OE# assertion DIF stop after OE# deassertion	1		3	clocks	1,3
t _{DRVPD}	DIF output enable after PD# de-assertion			300	us	1,3
t _F	Fall time of single-ended control inputs			5	ns	2
t _R	Rise time of single-ended control inputs			5	ns	2
V_{ILSMB}	V_{DDSMB} = 3.3V, see note 4 for V_{DDSMB} < 3.3V			0.6	V	
V _{IHSMB}	V_{DDSMB} = 3.3V, see note 5 for V_{DDSMB} < 3.3V	2.1		3.6	V	4
V _{OLSMB}	At I _{PULLUP}			0.4	V	
I _{PULLUP}	At V _{OL}	4			mA	
V _{DDSMB}	Bus Voltage	1.7		3.6	V	
t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
t _{FSMB}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
	Maximum SMBus operating frequency					6
	VDDX TAMB VIH VIM VIL IIN INP Fibyp FipII FipII CIN CINDIF_IN COUT TSTAB fMODINPCIE fMODIN tLATOE# tDRVPD tF tR VILSMB VILSMB VOLSMB IPULLUP VDDSMB tRSMB	VDDx	VDDx	VDDx	VDDx	VDDx

¹Guaranteed by design and characterization, not 100% tested in production.

²Control input must be monotonic from 20% to 80% of input swing.

³ Time from deassertion until outputs are >200 mV.

 $^{^4}$ For V_{DDSMB} < 3.3V, V_{IHSMB} >= $0.8xV_{DDSMB}$.

⁵ DIF IN input.

⁶ The differential input clock must be running for the SMBus to be active.



Electrical Characteristics-DIF 0.7V Low Power HCSL Outputs

TA = T_{AMR} Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

AIVID, III	F - 1 11 - 11 - 1 - 1 - 1	and the second s					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on, fast setting	1.6	2.8	4	V/ns	1,2,3
Siew late	dV/dt	Scope averaging on, slow setting	1.1	2.0	3	V/ns	1,2,3
Slew rate matching	8dV/dt	Slew rate matching, Scope averaging on		7	20	%	1,2,4
Voltage High	V_{HIGH}	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	736	850	mV	7
Voltage Low	V_{LOW}	averaging on)	-150	32	150	1117	7
Max Voltage	Vmax	Measurement on single ended signal using		769	1150	mV	7
Min Voltage	Vmin	absolute value. (Scope averaging off)		21		IIIV	7
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	391	550	mV	1,5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		13	140	mV	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Current Consumption

TA = T_{AMB}. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

	AIVID, III	·	, 9 -					
	PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	Operating Supply Current	I _{DDA}	VDDA+VDDR, PLL Mode, @100MHz		4.4	6	mA	1
	Operating Supply Current	I _{DD}	VDD, All outputs active @100MHz		14.2	18	mA	1
	Powerdown Current	I _{DDAPD}	VDDA+VDDR, PLL Mode, @100MHz		0.01	1	mA	1, 2
	Powerdown Current	I _{DDPD}	VDD, Outputs Low/Low		0.9	1.4	mA	1, 2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

² Input clock stopped.



Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T_{AMB.} Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
PLL Bandwidth	BW	-3dB point in High BW Mode	2	2.7	4	MHz	1,5
FLL Balldwidti	DVV	-3dB point in Low BW Mode	1	1.4	2	MHz	1,5
PLL Jitter Peaking	t _{JPEAK}	Peak Pass band Gain		1.05	2	dB	1
Duty Cycle	t _{DC}	Measured differentially, PLL Mode	45	50	55	%	1
Duty Cycle Distortion	t _{DCD}	Measured differentially, Bypass Mode @100MHz	-1	-0.1	1	%	1,3
Skew, Input to Output	t _{pdBYP}	Bypass Mode, V _T = 50%	2800	3623	4500	ps	1
Skew, input to Output	t _{pdPLL}	PLL Mode V _T = 50%	0	112	200	ps	1,4
Skew, Output to Output	t _{sk3}	V _T = 50%		33	50	ps	1,4
Jitter, Cycle to cycle	t.	PLL mode		13	50	ps	1,2
Jitter, Cycle to cycle	t _{jcyc-cyc}	Additive Jitter in Bypass Mode		0.1	5	ps	1,2

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Phase Jitter Parameters - 12kHz to 20MHz

T_{AMB} = over the specified operating range. Supply Voltages per normal operation conditions. See Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Specification Limit	Units	Notes
12k-20M <i>Additive</i> Phase Jitter, Fan-out Buffer Mode	\$ph12k-20MFOB	Fan-out Buffer Mode, SSC OFF, 156.25MHz		156		n/a	fs (rms)	1, 2, 3

Notes:

- 1. Applies to all differential outputs, guaranteed by design and characterization. See Test Loads for measurement setup details.
- 2. 12kHz to 20M Hz brick wall filter.
- 3. For RMS values additive jitter is calculated by solving for b where $[b = sqrt(c^2 a^2)]$, a is rms input jitter and c is rms total jitter.

² Measured from differential waveform

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

⁴ All outputs at default slew rate

⁵ The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.



Electrical Characteristics-Additive PCIe Phase Jitter for Fanout Buffer Mode^[7]

T_{AMB} = over the specified operating range. Supply Voltages per normal operation conditions. See Test Loads for loading conditions.


Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limit	Units	Notes
	tjphPCleG1-CC	PCIeG1-CC PCIe Gen 1 (2.5 GT/s) 1.7 3.0 86 ps (p-p) PCIeG2-CC PCIe Gen 2 Hi Band (5.0 GT/s) 0.033 0.049 3 ps (RMS) PCIeG2-CC PCIe Gen 2 Lo Band (5.0 GT/s) 0.122 0.199 3.1 ps (RMS) PCIeG3-CC PCIe Gen 3 (8.0 GT/s) 0.059 0.098 1 ps (RMS) PCIeG4-CC PCIe Gen 4 (16.0 GT/s) 0.059 0.098 0.5 ps (RMS) PCIeG5-CC PCIe Gen 5 (32.0 GT/s) 0.023 0.038 0.15 ps (RMS) PCIeG5-CC PCIE Gen 1 (2.5 GT/s) 0.175 0.038 n/a ps (RMS) PCIeG3-SRIS PCIE Gen 2 (5.0 GT/s) 0.156 0.275 n/a ps (RMS) PCIeG3-SRIS PCIE Gen 3 (8.0 GT/s) 0.041 0.247 n/a ps (RMS) PCIEG5-SRIS PCIE Gen 5 (32.0 GT/s) 0.043 0.064 n/a ps (RMS) PCIEG5-SRIS PCIE Gen 5 (32.0 GT/s) 0.043 0.064 n/a ps (RMS) PCIEG5-SRIS PCIE GEN 5 (32.0 GT/s) 0.036 0.066 n/a ps	1, 2					
Additive PCIe Phase Jitter, Fan-out Buffer Mode	t	PCIe Gen 2 Hi Band (5.0 GT/s)		0.033	0.049	3		1, 2
	yphPCleG2-CC	PCle Gen 2 Lo Band (5.0 GT/s)		0.122	0.199	3.1		1, 2
(Common Clocked Architecture)	tjphPCleG3-CC	PCIe Gen 3 (8.0 GT/s)		0.059	0.098	1		1, 2
	tjphPCleG4-CC	PCIe Gen 4 (16.0 GT/s)		0.059	0.098	0.5		1, 2, 3, 4
	tjphPCleG5-CC	PCIe Gen 5 (32.0 GT/s)		0.023	0.038	0.15		1, 2, 3, 5
	tjphPCleG1-SRIS	PCIe Gen 1 (2.5 GT/s)		0.175	0.038	n/a		1, 2, 6
Additive PCIe Phase Jitter.	tjphPCleG2-SRIS	PCIe Gen 2 (5.0 GT/s)	1.7 3.0 86 ps (p-p) T/s) 0.033 0.049 3 ps (RMS) T/s) 0.122 0.199 3.1 ps (RMS) 0.059 0.098 1 ps (RMS) 0.059 0.098 0.5 ps (RMS) 0.023 0.038 0.15 ps (RMS) 1, 0.175 0.038 n/a ps (RMS) 1 0.156 0.275 n/a ps (RMS) 1 0.041 0.247 n/a ps (RMS) 1 0.043 0.064 n/a ps (RMS) 1	1, 2, 6				
Fan-out Buffer Mode	tjphPCleG3-SRIS	PCIe Gen 3 (8.0 GT/s)		0.041	0.247	n/a		1, 2, 6
(SRIS Architecture)	tjphPCleG4-SRIS	PCIe Gen 4 (16.0 GT/s)		0.043	0.064	n/a	-	1, 2, 6
	tjphPCleG5-SRIS	PCIe Gen 5 (32.0 GT/s)		0.036	0.066	n/a		1, 2, 6

Notes:

- 1. The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the Test Loads section of the data sheet for the exact measurement setup. The total Ref Clk jitter limits for each data rate are listed for convenience. The worst case results for each data rate are summarized in this table. If oscilloscope data is used, equipment noise is removed from all results.
- 2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately Jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200 MHz (at 300 MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak to peak jitter using a multiplication factor of 8.83. In the case where real-time oscilloscope and PNA measurements have both been done and produce different results the RTO result must be used.
- 3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 MHz taking care to minimize removal of any non-SSC content.
- 4. Note that 0.7 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. The PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, however, it does not provide specification limits, hence the n/a in the Limit column. SRIS values are informative only. In general, a clock operating in an SRIS system must be twice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by $\sqrt{2}$. And additional consideration is the value for which to divide by $\sqrt{2}$. The conservative approach is to divide the ref clock jitter limit, and the case can be made for dividing the channel simulation values by $\sqrt{2}$, if the ref clock is close to the Tx clock input. An example for Gen4 is as follows. A "rule-of-thumb" SRIS limit would be either 0.5ps RMS/ $\sqrt{2}$ = 0.35ps RMS if the clock chip is far from the clock input, or 0.7ps RMS/ $\sqrt{2}$ = 0.5ps RMS if the clock chip is near the clock input.
- 7. Additive jitter for RMS values is calculated by solving for b where $b = \sqrt{(c^2 a^2)}$, and a is rms input jitter and c is rms output jitter.



Additive Phase Jitter Plot: 125M (12kHz to 20MHz)



General SMBus Serial Interface Information

How to Write

- · Controller (host) sends a start bit
- · Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- Controller (host) sends the byte count = X
- Renesas clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- Renesas clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Blo	ck \	Write Operation
Controlle	er (Host)		Renesas (Slave/Receiver)
Т	starT bit		
Slave A	Address		
WR	WRite		
			ACK
Beginning	Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnin	g Byte N		
			ACK
0		×	
0		X Byte	0
0		Ġ.	0
			0
Byte N	+ X - 1		
			ACK
Р	stoP bit		

Note: SMBus Address is 1101101x, where x is the read/write bit.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- · Controller (host) will send a separate start bit
- · Controller (host) sends the read address
- Renesas clock will acknowledge
- Renesas clock will send the data byte count = X
- Renesas clock sends Byte N+X-1
- Renesas clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

	Index Block R	Read C	peration
Co	ntroller (Host)		Renesas
Т	starT bit		
SI	ave Address		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
RT	Repeat starT		
SI	ave Address		
RD	ReaD		
			ACK
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
		क	0
	0	X Byte	0
	0	×	0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		



SMBus Table: Output Enable Register ¹

Byte 0	Name	Control Function Type 0 1		Default		
Bit 7	Reserved					
Bit 6	Reserved					
Bit 5	DIF OE1	DIF OE1 Output Enable RW Low/Low Enabled				
Bit 4	Reserved					
Bit 3	DIF OE0	Output Enable	RW	Low/Low	Enabled	1
Bit 2		Reserved				1
Bit 1	Reserved					
Bit 0		Reserved				1

^{1.} A low on these bits will override the OE# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

Byte 1	Name	Control Function	Туре	0	1	Default
Bit 7	PLLMODERB1	PLL Mode Readback Bit 1	R	See PLL Operating Mode Table		Latch
Bit 6	PLLMODERB0	PLL Mode Readback Bit 0	R	See FLL Opera	ing wode rable	Latch
Bit 5	PLLMODE SWCNTRL	Enable SW control of PLL Mode	RW	Values in B1[7:6]	Values in B1[4:3]	0
DIL 3	FLLWODE_SWCNTKL	Enable SW control of FEE Mode	IXVV	set PLL Mode	set PLL Mode	U
Bit 4	PLLMODE1	PLL Mode Control Bit 1	RW ¹	See PLL Operating Mode Table		0
Bit 3	PLLMODE0	PLL Mode Control Bit 0	RW ¹	See FLL Opera	ing wode rable	0
Bit 2		Reserved				1
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.6V	01 = 0.7V	1
Bit 0	AMPLITUDE 0	Controls Output Amplitude	RW	10= 0.8V	11 = 0.9V	0

^{1.} B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	trol Function Type 0 1		Default		
Bit 7	Reserved						
Bit 6	Reserved						
Bit 5	SLEWRATESEL DIF1	Slew Rate Selection RW Slow setting Fast setting				1	
Bit 4	Reserved						
Bit 3	SLEWRATESEL DIF0	Slew Rate Selection	RW	Slow setting	Fast setting	1	
Bit 2		Reserved				1	
Bit 1	Reserved						
Bit 0		Reserved				1	

SMBus Table: Frequency Select Control Register

Byte 3	Name	Control Function	Type	0	1	Default	
Bit 7		Reserved					
Bit 6		Reserved					
Bit 5	FREQ_SEL_EN	Enable SW selection of frequency	RW	RW SW frequency SW frequency change disabled change enabled		0	
Bit 4	FSEL1	Freq. Select Bit 1	RW ¹	See Frequency	0		
Bit 3	FSEL0	Freq. Select Bit 0	RW ¹	See Flequello	y Select Table	0	
Bit 2		Reserved				1	
Bit 1	Reserved					1	
Bit 0	SLEWRATESEL FB	Adjust Slew Rate of FB	RW	Slow setting	Fast setting	1	

^{1.} B3[5] must be set to a 1 for these bits to have any effect on the part.

Byte 4 is Reserved and reads back 'hFF



SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Type	0	1	Default
Dyte 5		Control Function	rype	<u> </u>	ı	Delault
Bit 7	RID3		R			0
Bit 6	RID2	Revision ID	R	A rev	- 0000	0
Bit 5	RID1	Revision ID	R	A IEV	0	
Bit 4	RID0		R		0	
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	R	0001	0001 = IDT	
Bit 1	VID1	VENDOR ID	R	וטו – וטו		0
Bit 0	VID0		R			1

SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	R	00 = FGx,	00 = FGx, 01 = DBx,	
Bit 6	Device Type0	Device Type	R	10 = DMx, 1	1	
Bit 5	Device ID5		R			0
Bit 4	Device ID4	Device ID	R		0	
Bit 3	Device ID3		R	000100 bina	ny or 02 boy	0
Bit 2	Device ID2	Device ID	R	000 100 billa	ry or oz nex	0
Bit 1	Device ID1		R			1
Bit 0	Device ID0		R			0

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Type	0	1	Default	
Bit 7	Reserved						
Bit 6		Reserved					
Bit 5		Reserved				0	
Bit 4	BC4		RW			0	
Bit 3	BC3		RW	Writing to this regist	er will configure how	1	
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	read back, default is	0	
Bit 1	BC1		RW	= 8 b	ytes.	0	
Bit 0	BC0		RW			0	

Marking Diagrams





Notes:

- 1. 'LOT' is the lot number.
- 2. 'YYWW' is the last two digits of the year and week that the part was assembled.
- 3. 'L' denotes RoHS compliant package.
- 4. 'I' denotes industrial temperature grade.

Thermal Characteristics

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
	θ_{JC}	Junction to Case	62		°C/W	1
	θ_{Jb}	Junction to Base		5.4	°C/W	1
Thermal Resistance	θ_{JA0}	Junction to Air, still air	NLG20 50		°C/W	1
Theimal Resistance	θ_{JA1}	Junction to Air, 1 m/s air flow	NLG24	43	°C/W	1
	θЈΑЗ	Junction to Air, 3 m/s air flow	39 38		°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow			°C/W	1

¹ePad soldered to board

Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

24-VFQFPN (NLG24P1)

Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
9DBV0241AKLF	Tubes	24-pin VFQFPN	0 to +70° C
9DBV0241AKLFT	Tape and Reel	24-pin VFQFPN	0 to +70° C
9DBV0241AKILF	Tubes	24-pin VFQFPN	-40 to +85° C
9DBV0241AKILFT	Tape and Reel	24-pin VFQFPN	-40 to +85° C

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

14

[&]quot;A" is the device revision designator (will not correlate with the datasheet revision).




Revision History


Revision Date	Description	
August 13, 2012	Updated electrical characteristics tables.	
	2. Move to final.	
	1. Changed VIH min. from 0.65*VDD to 0.75*VDD	
September 6, 2014	2. Changed VIL max. from 0.35*VDD to 0.25*VDD	
	3. Added missing mid-level input voltage spec (VIM) of 0.4*VDD to 0.6*VDD.	
	4. Changed Shipping Packaging from "Trays" to Tubes".	
	5. Reformatted to new template	
	Updated front page text for family consistency	
	2. Updated block diagram for family consistency	
	3. Updated pin configuration to indicate that paddle is ground	
	4. Added epad as pin 25 to pin descritptions	
3 -,	5. Replaced "Driving LVDS" with "Alternate Terminations", adding reference to AN-891.	
	6. Updated "Clock Input Parameters Table" correcting inconsistency with PCle SIG specifications.	
	7. Widened allowable input frequency at each PLL mode frequency.	
	8. Updated phase jitter parameters with 12k-20M additive phase jitter and added additive phase jitter graph.	
	9. Updated NLG24 package drawing with actual package info instead of generic drawing.	
September 11, 2015	Corrected block diagram from clock generator to ZDB buffer	
	Minor typographical corrections throughout the data sheet	
	2. Updated test load diagram to generic diagram. Length of test load listed outside the drawing.	
	3. Minor updates to electrical tables for formatting. Removed Schmitt trigger info and output high/low voltage	
	specifications for single-ended outputs, since this part does not have any.	
	4. "Low-Power HCSL Outputs" table: corrected inversion of slew rate setting with specifications. Changed	
November 4, 2015	reference from 2 V/ns and 3 V/ns to slow setting and fast setting. Also change references in SMBus	
	Bytes[3:2]	
	5. "Low-Power HCSL Outputs" table: Removed Vswing parameter since this is an input parameter and is	
	covered in "Clock Input Parameters" Table.	
	6. Reduced current consumption limits.	
	7. Minor updates to other electrical tables.	
April 22, 2016	1. Updated max frequency of 100MHz PLL mode to 140MHz	
	2. Updated max frequency of 125MHz PLL mode to 175MHz	
	3. Updated max frequency of 50MHz PLL mode to 65MHz	
August 2, 2021	1. Updated document title.	
	2. Updated Recommended Applications.	
	3. Updated Key Specifications.	
	4. Updated Package Outline Drawings section.	
	5. Updated Phase Jitter tables.	




24-VFQFPN, Package Outline Drawing

4.0 x 4.0 x 0.90 mm Body,0.50mm Pitch,Epad 2.45 x 2.45 mm NLG24P1, PSC-4192-01, Rev 02, Page 1








NOTES:

- 1. DIMENSIONING AND TOLERANCING CONFORME TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.



24-VFQFPN, Package Outline Drawing

4.0 x 4.0 x 0.90 mm Body,0.50mm Pitch,Epad 2.45 x 2.45 mm NLG24P1, PSC-4192-01, Rev 02, Page 2



RECOMMENDED LAND PATTERN DIMENSION

NOTES:

- 1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.
 2. TOP DOWN VIEW, AS VIEWED ON PCB.
 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

Package Revision History			
Date Created	Rev No.	Description	
Sept 9, 2016	Rev 01	Add Chamfer on Epad	
Sept 13, 2018	Rev 02	New Format, Recalculate Land Pattern Change QFN to VFQFPN	