

A3M34TL139

Airfast Power Amplifier Module

Rev. 0 — June 2021

Data Sheet: Technical Data

The A3M34TL139 is a fully integrated Doherty power amplifier module designed for wireless infrastructure applications that demand high performance in the smallest footprint. Ideal for applications in massive MIMO systems, outdoor small cells and low power remote radio heads. The field-proven LDMOS power amplifiers are designed for TDD and FDD LTE systems.

3300–3580 MHz

- Typical LTE Performance: $P_{out} = 7$ W Avg., $V_{DD} = 27$ Vdc, 1×20 MHz LTE, Input Signal PAR = 8 dB @ 0.01% Probability on CCDF. (1)

Carrier Center Frequency	Gain (dB)	ACPR (dBc)	PAE (%)
3310 MHz	28.0	-25.6	37.8
3440 MHz	27.7	-28.2	39.8
3570 MHz	27.4	-30.8	38.8


1. All data measured with device soldered in NXP reference circuit.

Features


- Frequency: 3300–3580 MHz
- Advanced high performance in-package Doherty
- Fully matched (50 ohm input/output, DC blocked)
- Designed for low complexity analog or digital linearization systems

A3M34TL139

3300–3580 MHz, 28 dB, 7 W Avg.
AIRFAST POWER AMPLIFIER
MODULE



10 mm × 6 mm Module



Note: Exposed backside of the package is DC and RF ground.

Figure 1. Pin Connections

1. V_{DC2} and V_{DP2} are DC coupled internal to the package and must be powered by a single DC power supply.

Table 1. Functional Pin Description

Pin Number	Pin Function	Pin Description
1, 13, 14, 15, 16, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27	GND	Ground
2, 12	N.C.	No Connection
3	V _{DC2}	Carrier Drain Supply, Stage 2
4	V _{DC1}	Carrier Drain Supply, Stage 1
5	RF _{in}	RF Input
6	V _{GP2}	Peaking Gate Supply, Stage 2
7	V _{GP1}	Peaking Gate Supply, Stage 1
8	V _{GC1}	Carrier Gate Supply, Stage 1
9	V _{GC2}	Carrier Gate Supply, Stage 2
10	V _{DP1}	Peaking Drain Supply, Stage 1
11	V _{DP2}	Peaking Drain Supply, Stage 2
17	RF _{out}	RF Output

Table 2. Maximum Ratings

Rating	Symbol	Value	Unit
Gate-Bias Voltage Range	V_G	-0.5 to +10	Vdc
Operating Voltage Range	V_{DD}	24 to 30	Vdc
Storage Temperature Range	T_{stg}	-65 to +150	°C
Case Operating Temperature	T_C	125	°C
Peak Input Power (3440 MHz, Pulsed CW, 10 μ sec(on), 10% Duty Cycle)	P_{in}	25	dBm

Table 3. Lifetime

Characteristic	Symbol	Value	Unit
Mean Time to Failure Case Temperature 125°C, 8 W Avg., 30 Vdc	MTTF	> 10	Years

Table 4. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JS-001-2017)	1A
Charge Device Model (per JS-002-2014)	C3

Table 5. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

Table 6. Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Typ	Range	Unit
Carrier Stage 1 — On Characteristics				
Gate Threshold Voltage ⁽¹⁾ ($V_{DS} = 10\text{ Vdc}$, $I_D = 2\ \mu\text{Adc}$)	$V_{GS(th)}$	1.2	± 0.4	Vdc
Gate Quiescent Voltage ($V_{DS} = 27\text{ Vdc}$, $I_{DQ1A} = 23\text{ mAdc}$)	$V_{GS(Q)}$	2.0	± 0.4	Vdc
Fixture Gate Quiescent Voltage ($V_{DD} = 27\text{ Vdc}$, $I_{DQ1A} = 23\text{ mAdc}$, Measured in Functional Test)	$V_{GG(Q)}$	5.4	± 1.4	Vdc
Carrier Stage 2 — On Characteristics				
Gate Threshold Voltage ⁽¹⁾ ($V_{DS} = 10\text{ Vdc}$, $I_D = 19\ \mu\text{Adc}$)	$V_{GS(th)}$	1.2	± 0.4	Vdc
Gate Quiescent Voltage ($V_{DS} = 27\text{ Vdc}$, $I_{DQ2A} = 76\text{ mAdc}$)	$V_{GS(Q)}$	1.8	± 0.4	Vdc
Fixture Gate Quiescent Voltage ($V_{DD} = 27\text{ Vdc}$, $I_{DQ2A} = 76\text{ mAdc}$, Measured in Functional Test)	$V_{GG(Q)}$	2.8	± 1.2	Vdc
Peaking Stage 1 — On Characteristics ⁽¹⁾				
Gate Threshold Voltage ($V_{DS} = 10\text{ Vdc}$, $I_D = 4\ \mu\text{Adc}$)	$V_{GS(th)}$	1.2	± 0.4	Vdc
Gate Quiescent Voltage ($V_{DS} = 27\text{ Vdc}$, $I_{DQ1A} = 216\ \mu\text{Adc}$)	$V_{GS(Q)}$	1.3	± 0.4	Vdc
Fixture Gate Quiescent Voltage ($V_{DD} = 27\text{ Vdc}$, $I_{DQ1A} = 216\ \mu\text{Adc}$, Measured in Functional Test)	$V_{GG(Q)}$	1.2	± 0.4	Vdc
Peaking Stage 2 — On Characteristics ⁽¹⁾				
Gate Threshold Voltage ($V_{DS} = 10\text{ Vdc}$, $I_D = 38\ \mu\text{Adc}$)	$V_{GS(th)}$	1.2	± 0.4	Vdc
Gate Quiescent Voltage ($V_{DS} = 27\text{ Vdc}$, $I_{DQ2A} = 431\ \mu\text{Adc}$)	$V_{GS(Q)}$	1.2	± 0.4	Vdc
Fixture Gate Quiescent Voltage ($V_{DD} = 27\text{ Vdc}$, $I_{DQ2A} = 431\ \mu\text{Adc}$, Measured in Functional Test)	$V_{GG(Q)}$	1.2	± 0.4	Vdc

1. Each side of device measured separately.

(continued)


Table 6. Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted) (continued)

Characteristic	Symbol	Min	Typ	Max	Unit
Functional Tests — 3300 MHz ⁽¹⁾ (In NXP Doherty Production ATE ⁽²⁾ Test Fixture, 50 ohm system) $V_{DD} = 27\text{ Vdc}$, $I_{DQ1A} = 23\text{ mA}$, $I_{DQ2A} = 76\text{ mA}$, $V_{GS1B} = (V_t - 0.2)\text{ Vdc}$, $V_{GS2B} = (V_t - 0.25)\text{ Vdc}$, $P_{out} = 7\text{ W Avg.}$, 1-tone CW, $f = 3300\text{ MHz}$.					
Gain	G	26.2	28.2	—	dB
Drain Efficiency	η_D	32.6	39.3	—	%
P_{out} @ 3 dB Compression Point	P3dB	46.2	47.2	—	dBm
Functional Tests — 3580 MHz ⁽¹⁾ (In NXP Doherty Production ATE ⁽²⁾ Test Fixture, 50 ohm system) $V_{DD} = 27\text{ Vdc}$, $I_{DQ1A} = 23\text{ mA}$, $I_{DQ2A} = 76\text{ mA}$, $V_{GS1B} = (V_t - 0.2)\text{ Vdc}$, $V_{GS2B} = (V_t - 0.25)\text{ Vdc}$, $P_{out} = 7\text{ W Avg.}$, 1-tone CW, $f = 3580\text{ MHz}$.					
Gain	G	25.6	27.3	—	dB
Drain Efficiency	η_D	34.3	40.1	—	%
P_{out} @ 3 dB Compression Point	P3dB	45.8	46.8	—	dBm
Wideband Ruggedness ⁽³⁾ (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system) $I_{DQ1A} = 23\text{ mA}$, $I_{DQ2A} = 76\text{ mA}$, $V_{GSP1} = 1.30\text{ Vdc}$, $V_{GSP2} = 1.15\text{ Vdc}$, $f = 3440\text{ MHz}$, Additive White Gaussian Noise (AWGN) with 10 dB PAR					
ISBW of 400 MHz at 30 Vdc, 3 dB Input Overdrive from 7 W Avg. Modulated Output Power	No Device Degradation				
Typical Performance ⁽³⁾ (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system) $V_{DD} = 27\text{ Vdc}$, $I_{DQ1A} = 23\text{ mA}$, $I_{DQ2A} = 76\text{ mA}$, $V_{GSP1} = 1.30\text{ Vdc}$, $V_{GSP2} = 1.15\text{ Vdc}$, $P_{out} = 7\text{ W Avg.}$, 3440 MHz					
VBW Resonance Point, 2-tone, 1 MHz Tone Spacing (IMD Third Order Intermodulation Inflection Point)	VBW _{res}	—	300	—	MHz
Quiescent Current Accuracy over Temperature ⁽⁴⁾ with 2.2 k Ω Gate Feed Resistors (-40°C to $+105^\circ\text{C}$) Stage 1 with 2.2 k Ω Gate Feed Resistors (-40°C to $+105^\circ\text{C}$) Stage 2	ΔI_{QT}	—	4.6	—	%
		—	4.3	—	
1-carrier 20 MHz LTE, 8 dB Input Signal PAR					
Gain	G	—	27.7	—	dB
Power Added Efficiency	PAE	—	39.8	—	%
Adjacent Channel Power Ratio	ACPR	—	-28.2	—	dBc
Adjacent Channel Power Ratio	ALT1	—	-39.4	—	dBc
Adjacent Channel Power Ratio	ALT2	—	-48.4	—	dBc
Gain Flatness ⁽⁵⁾	G_F	—	0.5	—	dB
Fast CW, 27 ms Sweep					
P_{out} @ 3 dB Compression Point	P3dB	—	47.4	—	dBm
AM/PM @ P3dB	Φ	—	-31	—	°
Gain Variation @ Avg. Power over Temperature (-40°C to $+105^\circ\text{C}$)	ΔG	—	0.028	—	dB/ $^\circ\text{C}$
P3dB Variation over Temperature (-40°C to $+105^\circ\text{C}$)	P3dB	—	0.007	—	dB/ $^\circ\text{C}$

Table 7. Ordering Information

Device	Tape and Reel Information	Package
A3M34TL139T2	T2 Suffix = 2,000 Units, 24 mm Tape Width, 13-inch Reel	10 mm \times 6 mm Module

- Part input and output matched to 50 ohms.
- ATE is a socketed test environment.
- All data measured in fixture with device soldered in NXP reference circuit.
- Refer to AN1977, *Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family*, and to AN1987, *Quiescent Current Control for the RF Integrated Circuit Device Family*. Go to <http://www.nxp.com/RF> and search for AN1977 or AN1987.
- Gain flatness = $\text{Max}(G(f_{Low} \text{ to } f_{High})) - \text{Min}(G(f_{Low} \text{ to } f_{High}))$



aaa-037621

Figure 2. A3M34TL139 Reference Circuit Component Layout

Table 8. A3M34TL139 Reference Circuit Component Designations and Values

Part	Description	Part Number	Manufacturer
C1, C4, C11, C12	10 μ F Chip Capacitor	GRM31CR61H106KA12	Murata
C2, C3, C9, C10	1 μ F Chip Capacitor	GRM188R61H105KAAL	Murata
C5, C6, C7, C8	0.1 μ F Chip Capacitor	GRM155R61H104KE19	Murata
C13	220 μ F, 100 V Electrolytic Capacitor	MCGPR100V227M16X26	Multicomp
L1, L2	30 Ω Ferrite Bead	BLM15PD300SN1	Murata
Q1	Power Amplifier Module	A3M34TL139	NXP
R1, R6	5.1 Ω , 1/10 W Chip Resistor	ERJ-2GEJ5R1X	Panasonic
R2, R3, R4, R5	2.2 k Ω , 1/20 W Chip Resistor	ERJ-1GNJ222C	Panasonic
R7, R8, R10	0 Ω , 1/20 W Chip Resistor	ERJ-1GN0R00C	Panasonic
R9	2.0 Ω , 1/20 W Chip Resistor	ERJ-1GNJ2R0C	Panasonic
PCB	Rogers RO4350B, 0.020", $\epsilon_r = 3.66$	D136390	MTL





Figure 3. Product Marking

Package Information

H-PLGA-27 I/O
10 X 6 X 1.365 PKG, 1 PITCH

SOT1831-2




© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019


MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON-JEDEC	DRAWING NUMBER: 98ASA01540D	REVISION: O	PAGE: 1 OF 6
--	------------------------	--------------------------------	----------------	-----------------

H-PLGA-27 I/O
10 X 6 X 1.365 PKG, 1 PITCH

SOT1831-2



VIEW D-D
(BOTTOM VIEW)



SECTION E-E 5


© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON-JEDEC	DRAWING NUMBER: 98ASA01540D	REVISION: 0	PAGE: 2
--	------------------------	--------------------------------	----------------	------------

H-PLGA-27 1/0
 10 X 6 X 1.365 PKG, 1 PITCH

SOT1831-2



PCB DESIGN GUIDELINES – SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.


© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON-JEDEC	DRAWING NUMBER: 98ASA01540D	REVISION: 0	PAGE: 3
--	------------------------	--------------------------------	----------------	------------

H-PLGA-27 I/O
10 X 6 X 1.365 PKG, 1 PITCH

SOT1831-2



PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREAS

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.


© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON-JEDEC	DRAWING NUMBER: 98ASA01540D	REVISION: 0	PAGE: 4
--	------------------------	--------------------------------	----------------	------------

H-PLGA-27 I/O
 10 X 6 X 1.365 PKG, 1 PITCH

SOT1831-2



RECOMMENDED STENCIL THICKNESS 0.125

PCB DESIGN GUIDELINES – SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON-JEDEC	DRAWING NUMBER: 98ASA01540D	REVISION: 0	PAGE: 5
--	------------------------	--------------------------------	----------------	------------

H-PLGA-27 I/O
10 X 6 X 1.365 PKG, 1 PITCH

SOT1831-2

NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

4. DIMENSION APPLIES TO ALL LEADS AND FLAG.

5. THE BOTTOM VIEW SHOWS THE SOLDERABLE AREA OF THE PADS. THE CENTER PAD (PIN 27) IS SOLDER MASK DEFINED. SOME PERIPHERAL PADS ARE SOLDER MASK DEFINED (SMD) AND OTHERS ARE NON-SOLDERMASK DEFINED (NSMD).

© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON-JEDEC	DRAWING NUMBER: 98ASA01540D	REVISION: 0	PAGE: 6
--	------------------------	--------------------------------	----------------	------------

Product Documentation and Tools

Refer to the following resources to aid your design process.

Application Notes

- AN1977: Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family
- AN1987: Quiescent Current Control for the RF Integrated Circuit Device Family

Development Tools

- Printed Circuit Boards

Failure Analysis

At this time, because of the physical characteristics of the part, failure analysis is limited to electrical signature analysis. In cases where NXP is contractually obligated to perform failure analysis (FA) services, full FA may be performed by third party vendors with moderate success. For updates contact your local NXP Sales Office.

Revision History

The following table summarizes revisions to this document.

Revision	Date	Description
0	June 2021	<ul style="list-style-type: none">• Initial release of data sheet