# A3M34TL139 Airfast Power Amplifier Module

Rev. 0 — June 2021

The A3M34TL139 is a fully integrated Doherty power amplifier module designed for wireless infrastructure applications that demand high performance in the smallest footprint. Ideal for applications in massive MIMO systems, outdoor small cells and low power remote radio heads. The field-proven LDMOS power amplifiers are designed for TDD and FDD LTE systems.

### 3300–3580 MHz

 Typical LTE Performance: P<sub>out</sub> = 7 W Avg., V<sub>DD</sub> = 27 Vdc, 1 × 20 MHz LTE, Input Signal PAR = 8 dB @ 0.01% Probability on CCDF. <sup>(1)</sup>

Carrier Center Frequency	Gain (dB)	ACPR (dBc)	PAE (%)
3310 MHz	28.0	-25.6	37.8
3440 MHz	27.7	-28.2	39.8
3570 MHz	27.4	-30.8	38.8

1. All data measured with device soldered in NXP reference circuit.

#### Features

- Frequency: 3300–3580 MHz
- Advanced high performance in-package Doherty
- Fully matched (50 ohm input/output, DC blocked)
- · Designed for low complexity analog or digital linearization systems


Data Sheet: Technical Data

# A3M34TL139

3300–3580 MHz, 28 dB, 7 W Avg. AIRFAST POWER AMPLIFIER MODULE







1.  $V_{DC2}$  and  $V_{DP2}$  are DC coupled internal to the package and must be powered by a single DC power supply.

# Table 1. Functional Pin Description

Pin Number	Pin Function	Pin Description
1, 13, 14, 15, 16, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27	GND	Ground
2, 12	N.C.	No Connection
3	V <sub>DC2</sub>	Carrier Drain Supply, Stage 2
4	V <sub>DC1</sub>	Carrier Drain Supply, Stage 1
5	RF <sub>in</sub>	RF Input
6	V <sub>GP2</sub>	Peaking Gate Supply, Stage 2
7	V <sub>GP1</sub>	Peaking Gate Supply, Stage 1
8	V <sub>GC1</sub>	Carrier Gate Supply, Stage 1
9	V <sub>GC2</sub>	Carrier Gate Supply, Stage 2
10	V <sub>DP1</sub>	Peaking Drain Supply, Stage 1
11	V <sub>DP2</sub>	Peaking Drain Supply, Stage 2
17	RF <sub>out</sub>	RF Output

# Table 2. Maximum Ratings

Rating	Symbol	Value	Unit
Gate-Bias Voltage Range	V <sub>G</sub>	–0.5 to +10	Vdc
Operating Voltage Range	V <sub>DD</sub>	24 to 30	Vdc
Storage Temperature Range	T <sub>stg</sub>	65 to +150	°C
Case Operating Temperature	T <sub>C</sub>	125	°C
Peak Input Power (3440 MHz, Pulsed CW, 10 μsec(on), 10% Duty Cycle)	P <sub>in</sub>	25	dBm

### Table 3. Lifetime

Characteristic	Symbol	Value	Unit
Mean Time to Failure Case Temperature 125°C, 8 W Avg., 30 Vdc	MTTF	> 10	Years

### **Table 4. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JS-001-2017)	1A
Charge Device Model (per JS-002-2014)	С3

# Table 5. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

# Table 6. Electrical Characteristics (T<sub>A</sub> = $25^{\circ}$ C unless otherwise noted)

Characteristic	Symbol	Тур	Range	Unit
Carrier Stage 1 — On Characteristics				
Gate Threshold Voltage (1) ( $V_{DS} = 10 \text{ Vdc}, I_D = 2 \mu \text{Adc}$ )	V <sub>GS(th)</sub>	1.2	±0.4	Vdc
Gate Quiescent Voltage (V <sub>DS</sub> = 27 Vdc, I <sub>DQ1A</sub> = 23 mAdc)	V <sub>GS(Q)</sub>	2.0	±0.4	Vdc
Fixture Gate Quiescent Voltage (V <sub>DD</sub> = 27 Vdc, I <sub>DQ1A</sub> = 23 mAdc, Measured in Functional Test)	V <sub>GG(Q)</sub>	5.4	±1.4	Vdc
Carrier Stage 2 — On Characteristics				
Gate Threshold Voltage (1) ( $V_{DS} = 10 \text{ Vdc}, I_D = 19 \mu \text{Adc}$ )	V <sub>GS(th)</sub>	1.2	±0.4	Vdc
Gate Quiescent Voltage (V <sub>DS</sub> = 27 Vdc, I <sub>DQ2A</sub> = 76 mAdc)	V <sub>GS(Q)</sub>	1.8	±0.4	Vdc
Fixture Gate Quiescent Voltage $(V_{DD} = 27 \text{ Vdc}, I_{DQ2A} = 76 \text{ mAdc}, \text{Measured in Functional Test})$	V <sub>GG(Q)</sub>	2.8	±1.2	Vdc
Peaking Stage 1 — On Characteristics <sup>(1)</sup>		·		•
Gate Threshold Voltage $(V_{DS} = 10 \text{ Vdc}, I_D = 4 \mu \text{Adc})$	V <sub>GS(th)</sub>	1.2	±0.4	Vdc
Gate Quiescent Voltage $(V_{DS} = 27 \text{ Vdc}, I_{DQ1A} = 216 \mu\text{Adc})$	V <sub>GS(Q)</sub>	1.3	±0.4	Vdc
Fixture Gate Quiescent Voltage ( $V_{DD}$ = 27 Vdc, $I_{DQ1A}$ = 216 $\mu$ Adc, Measured in Functional Test)	V <sub>GG(Q)</sub>	1.2	±0.4	Vdc
Peaking Stage 2 — On Characteristics <sup>(1)</sup>				
Gate Threshold Voltage $(V_{DS} = 10 \text{ Vdc}, I_D = 38 \mu \text{Adc})$	V <sub>GS(th)</sub>	1.2	±0.4	Vdc
Gate Quiescent Voltage (V <sub>DS</sub> = 27 Vdc, I <sub>DQ2A</sub> = 431 μAdc)	V <sub>GS(Q)</sub>	1.2	±0.4	Vdc
Fixture Gate Quiescent Voltage (V <sub>DD</sub> = 27 Vdc, I <sub>DQ2A</sub> = 431 μAdc, Measured in Functional Test)	V <sub>GG(Q)</sub>	1.2	±0.4	Vdc

1. Each side of device measured separately.

(continued)

#### Table 6. Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted) (continued)

	Characteristic	Symbol	Min	Тур	Max	Unit
Eurotional Testa	2200 MH= (1) (In NVD Dehorty Braduction ATE (2) Test	Eistura 50 ok	m ovotom) V-	- 07 \/da		

**Functional Tests** — **3300 MHz** <sup>(1)</sup> (In NXP Doherty Production ATE <sup>(2)</sup> Test Fixture, 50 ohm system)  $V_{DD} = 27$  Vdc,  $I_{DQ1A} = 23$  mA,  $I_{DQ2A} = 76$  mA,  $V_{GS1B} = (V_t - 0.2)$  Vdc,  $V_{GS2B} = (V_t - 0.25)$  Vdc,  $P_{out} = 7$  W Avg., 1-tone CW, f = 3300 MHz.

Gain	G	26.2	28.2	—	dB
Drain Efficiency	$\eta_{D}$	32.6	39.3	—	%
Pout @ 3 dB Compression Point	P3dB	46.2	47.2	—	dBm

Functional Tests — 3580 MHz <sup>(1)</sup> (In NXP Doherty Production ATE <sup>(2)</sup> Test Fixture, 50 ohm system)  $V_{DD}$  = 27 Vdc,  $I_{DQ1A}$  = 23 mA,  $I_{DQ2A}$  = 76 mA,  $V_{GS1B}$  = ( $V_t$  - 0.2) Vdc,  $V_{GS2B}$  = ( $V_t$  - 0.25) Vdc,  $P_{out}$  = 7 W Avg., 1-tone CW, f = 3580 MHz.

Gain	G	25.6	27.3	_	dB
Drain Efficiency	η <sub>D</sub>	34.3	40.1	_	%
Pout @ 3 dB Compression Point	P3dB	45.8	46.8		dBm

Wideband Ruggedness <sup>(3)</sup> (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system)  $I_{DQ1A}$  = 23 mA,  $I_{DQ2A}$  = 76 mA,  $V_{GSP1}$  = 1.30 Vdc,  $V_{GSP2}$  = 1.15 Vdc, f = 3440 MHz, Additive White Gaussian Noise (AWGN) with 10 dB PAR

ISBW of 400 MHz at 30 Vdc, 3 dB Input Overdrive from 7 W Avg.	No Device Degradation
Modulated Output Power	

**Typical Performance** <sup>(3)</sup> (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system)  $V_{DD} = 27$  Vdc,  $I_{DQ1A} = 23$  mA,  $I_{DQ2A} = 76$  mA,  $V_{GSP1} = 1.30$  Vdc,  $V_{GSP2} = 1.15$  Vdc,  $P_{out} = 7$  W Avg., 3440 MHz

VBW Resonance Point, 2-tone, 1 MHz Tone Spacing (IMD Third Order Intermodulation Inflection Point)	VBW <sub>res</sub>	—	300	—	MHz
Quiescent Current Accuracy over Temperature (4) with 2.2 kΩ Gate Feed Resistors (–40°C to +105°C) Stage 1	$\Delta I_{QT}$		4.6		%
with 2.2 k <sub>Ω</sub> Gate Feed Resistors ( $-40^{\circ}$ C to $+105^{\circ}$ C) Stage 2		_	4.0	_	
1-carrier 20 MHz LTE, 8 dB Input Signal PAR			1	1	
Gain	G		27.7	—	dB
Power Added Efficiency	PAE		39.8	—	%
Adjacent Channel Power Ratio	ACPR		-28.2	_	dBc
Adjacent Channel Power Ratio	ALT1		-39.4	_	dBc
Adjacent Channel Power Ratio	ALT2	_	-48.4	—	dBc
Gain Flatness <sup>(5)</sup>	G <sub>F</sub>	_	0.5	—	dB
Fast CW, 27 ms Sweep					
Pout @ 3 dB Compression Point	P3dB	_	47.4	—	dBm
AM/PM @ P3dB	Φ	_	-31	_	0
Gain Variation @ Avg. Power over Temperature (-40°C to +105°C)	ΔG	_	0.028	_	dB/°C
P3dB Variation over Temperature (-40°C to +105°C)	P3dB		0.007	_	dB/°C

#### Table 7. Ordering Information

Device	Tape and Reel Information	Package
A3M34TL139T2	T2 Suffix = 2,000 Units, 24 mm Tape Width, 13-inch Reel	10 mm × 6 mm Module


1. Part input and output matched to 50 ohms.

2. ATE is a socketed test environment.

3. All data measured in fixture with device soldered in NXP reference circuit.

4. Refer to AN1977, *Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family*, and to AN1987, *Quiescent Current Control for the RF Integrated Circuit Device Family*. Go to <a href="http://www.nxp.com/RF">http://www.nxp.com/RF</a> and search for AN1977 or AN1987.

Gain flatness = Max(G(f<sub>Low</sub> to f<sub>High</sub>)) – Min(G(f<sub>Low</sub> to f<sub>High</sub>))




### Table 8. A3M34TL139 Reference Circuit Component Designations and Values


Part	Description	Part Number	Manufacturer
C1, C4, C11, C12	10 μF Chip Capacitor	GRM31CR61H106KA12	Murata
C2, C3, C9, C10	1 μF Chip Capacitor	GRM188R61H105KAAL	Murata
C5, C6, C7, C8	0.1 μF Chip Capacitor	GRM155R61H104KE19	Murata
C13	220 μF, 100 V Electrolytic Capacitor	MCGPR100V227M16X26	Multicomp
L1, L2	30 $\Omega$ Ferrite Bead	BLM15PD300SN1	Murata
Q1	Power Amplifier Module	A3M34TL139	NXP
R1, R6	5.1 Ω, 1/10 W Chip Resistor	ERJ-2GEJ5R1X	Panasonic
R2, R3, R4, R5	2.2 kΩ, 1/20 W Chip Resistor	ERJ-1GNJ222C	Panasonic
R7, R8, R10	0 Ω, 1/20 W Chip Resistor	ERJ-1GN0R00C	Panasonic
R9	2.0 Ω, 1/20 W Chip Resistor	ERJ-1GNJ2R0C	Panasonic
PCB	Rogers RO4350B, 0.020", $\epsilon_r = 3.66$	D136390	MTL





Figure 3. Product Marking


# Package Information











H-PLGA-27 I/O 10 X 6 X 1.365 PKG, 1 PITCH

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.
  - 4. DIMENSION APPLIES TO ALL LEADS AND FLAG.
  - 5. THE BOTTOM VIEW SHOWS THE SOLDERABLE AREA OF THE PADS. THE CENTER PAD (PIN 27) IS SOLDER MASK DEFINED. SOME PERIPHERAL PADS ARE SOLDER MASK DEFINED (SMD) AND OTHERS ARE NON-SOLDERMASK DEFINED (NSMD).

C NXP B.V. ALL RIGHTS RESERVED DATE: 26 SEP 2019				
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01540D	0	6

# **Product Documentation and Tools**

Refer to the following resources to aid your design process.

### **Application Notes**

- AN1977: Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family
- AN1987: Quiescent Current Control for the RF Integrated Circuit Device Family

### **Development Tools**

• Printed Circuit Boards

# **Failure Analysis**

At this time, because of the physical characteristics of the part, failure analysis is limited to electrical signature analysis. In cases where NXP is contractually obligated to perform failure analysis (FA) services, full FA may be performed by third party vendors with moderate success. For updates contact your local NXP Sales Office.

# **Revision History**

The following table summarizes revisions to this document.

Revision	Date	Description
0	June 2021	Initial release of data sheet