



RF Power LDMOS Transistor

N-Channel Enhancement-Mode Lateral MOSFET

This 87 W asymmetrical Doherty RF power LDMOS transistor is designed for cellular base station applications requiring very wide instantaneous bandwidth capability covering the frequency range of 1805 to 1880 MHz.

1800 MHz

- Typical Doherty Single-Carrier W-CDMA Characterization Performance:
 $V_{DD} = 29.5$ Vdc, $I_{DQA} = 590$ mA, $V_{GSB} = 0.78$ Vdc, $P_{out} = 87$ W Avg., Input Signal PAR = 9.9 dB @ 0.01% Probability on CCDF.

Frequency	G_{ps} (dB)	η_D (%)	Output PAR (dB)	ACPR (dBc)
1805 MHz	17.2	53.5	8.0	-28.3
1840 MHz	17.4	54.1	8.1	-29.4
1880 MHz	17.1	53.7	7.9	-31.2

Features

- Advanced high performance in-package Doherty
- Designed for wide instantaneous bandwidth applications
- Greater negative gate-source voltage range for improved Class C operation
- Able to withstand extremely high output VSWR and broadband operating conditions
- Designed for digital predistortion error correction systems

A3T18H455W23SR6

1805–1880 MHz, 87 W AVG., 30 V AIRFAST RF POWER LDMOS TRANSISTOR



ACP-1230S-4L2S




Figure 1. Pin Connections

- Pin connections 4 and 5 are DC coupled and RF independent.
- Device can operate with V_{DD} current supplied through pin 3 and pin 6.

Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	-0.5, +65	Vdc
Gate-Source Voltage	V_{GS}	-6.0, +10	Vdc
Operating Voltage	V_{DD}	32, +0	Vdc
Storage Temperature Range	T_{stg}	-65 to +150	°C
Case Operating Temperature Range	T_C	-40 to +150	°C
Operating Junction Temperature Range (1,2)	T_J	-40 to +225	°C
CW Operation @ $T_C = 25^\circ\text{C}$ when DC current is fed through pin 3 and pin 6 Derate above 25°C	CW	148 0.88	W W/°C

Table 2. Thermal Characteristics

Characteristic	Symbol	Value (2,3)	Unit
Thermal Resistance, Junction to Case Case Temperature 70°C , 87 W Avg., W-CDMA, 30 Vdc, $I_{DQA} = 600\text{ mA}$, $V_{GSB} = 0.6\text{ Vdc}$, 1840 MHz	$R_{\theta JC}$	0.14	°C/W

Table 3. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JESD22-A114)	2
Charge Device Model (per JESD22-C101)	C3

Table 4. Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

Off Characteristics (4)

Zero Gate Voltage Drain Leakage Current ($V_{DS} = 65\text{ Vdc}$, $V_{GS} = 0\text{ Vdc}$)	I_{DSS}	—	—	10	μAdc
Zero Gate Voltage Drain Leakage Current ($V_{DS} = 32\text{ Vdc}$, $V_{GS} = 0\text{ Vdc}$)	I_{DSS}	—	—	5	μAdc
Gate-Source Leakage Current ($V_{GS} = 5\text{ Vdc}$, $V_{DS} = 0\text{ Vdc}$)	I_{GSS}	—	—	1	μAdc

On Characteristics - Side A, Carrier

Gate Threshold Voltage ($V_{DS} = 10\text{ Vdc}$, $I_D = 160\ \mu\text{Adc}$)	$V_{GS(th)}$	1.4	1.8	2.2	Vdc
Gate Quiescent Voltage ($V_{DD} = 30\text{ Vdc}$, $I_{DA} = 600\text{ mAdc}$, Measured in Functional Test)	$V_{GSA(Q)}$	2.1	2.5	2.9	Vdc
Drain-Source On-Voltage ($V_{GS} = 10\text{ Vdc}$, $I_D = 1.6\text{ Adc}$)	$V_{DS(on)}$	0.05	0.15	0.3	Vdc

On Characteristics - Side B, Peaking

Gate Threshold Voltage ($V_{DS} = 10\text{ Vdc}$, $I_D = 360\ \mu\text{Adc}$)	$V_{GS(th)}$	0.8	1.2	1.6	Vdc
Drain-Source On-Voltage ($V_{GS} = 10\text{ Vdc}$, $I_D = 3.6\text{ Adc}$)	$V_{DS(on)}$	0.05	0.15	0.3	Vdc

1. Continuous use at maximum temperature will affect MTTF.
2. MTTF calculator available at <http://www.nxp.com/RF/calculators>.
3. Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers*. Go to <http://www.nxp.com/RF> and search for AN1955.
4. Side A and Side B are tied together for these measurements.

(continued)

Table 4. Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted) (continued)

Characteristic	Symbol	Min	Typ	Max	Unit
Functional Tests ^(1,2,3) (In NXP Doherty Production Test Fixture, 50 ohm system) $V_{DD} = 30\text{ Vdc}$, $I_{DQA} = 600\text{ mA}$, $V_{GSB} = 0.6\text{ Vdc}$, $P_{out} = 87\text{ W Avg.}$, $f = 1805\text{ MHz}$, Single-Carrier W-CDMA, IQ Magnitude Clipping, Input Signal PAR = 9.9 dB @ 0.01% Probability on CCDF. ACPR measured in 3.84 MHz Channel Bandwidth @ $\pm 5\text{ MHz}$ Offset.					
Power Gain	G_{ps}	15.0	16.7	18.0	dB
Drain Efficiency	η_D	48.0	50.4	—	%
P_{out} @ 3 dB Compression Point, CW	P3dB	55.6	57.1	—	dBm
Adjacent Channel Power Ratio	ACPR	—	-29.0	-26.0	dBc

Load Mismatch ⁽³⁾ (In NXP Doherty Production Test Fixture, 50 ohm system) $I_{DQA} = 600\text{ mA}$, $V_{GSB} = 0.6\text{ Vdc}$, $f = 1840\text{ MHz}$, 12 μsec (on), 10% Duty Cycle

VSWR 10:1 at 32 Vdc, 502 W Pulsed CW Output Power (3 dB Input Overdrive from 363 W Pulsed CW Rated Power)	No Device Degradation
---	-----------------------


Typical Performance ⁽³⁾ (In NXP Doherty Characterization Test Fixture, 50 ohm system) $V_{DD} = 29.5\text{ Vdc}$, $I_{DQA} = 590\text{ mA}$, $V_{GSB} = 0.78\text{ Vdc}$, 1805–1880 MHz Bandwidth

P_{out} @ 3 dB Compression Point ⁽⁴⁾	P3dB	—	685	—	W
AM/PM (Maximum value measured at the P3dB compression point across the 1805–1880 MHz bandwidth)	Φ	—	-27	—	$^\circ$
VBW Resonance Point (IMD Third Order Intermodulation Inflection Point)	VBW_{res}	—	125	—	MHz
Gain Flatness in 75 MHz Bandwidth @ $P_{out} = 87\text{ W Avg.}$	G_F	—	0.3	—	dB
Gain Variation over Temperature (-30°C to $+85^\circ\text{C}$)	ΔG	—	0.012	—	dB/ $^\circ\text{C}$
Output Power Variation over Temperature (-30°C to $+85^\circ\text{C}$)	ΔP_{1dB}	—	0.006	—	dB/ $^\circ\text{C}$

Table 5. Ordering Information

Device	Tape and Reel Information	Package
A3T18H455W23SR6	R6 Suffix = 150 Units, 56 mm Tape Width, 13-inch Reel	ACP-1230S-4L2S

- V_{DDA} and V_{DDB} must be tied together and powered by a single DC power supply.
- Part internally matched both on input and output.
- Measurements made with device in an asymmetrical Doherty configuration.
- P3dB = $P_{avg} + 7.0\text{ dB}$ where P_{avg} is the average output power measured using an unclipped W-CDMA single-carrier input signal where output PAR is compressed to 7.0 dB @ 0.01% probability on CCDF.




Note: V_{DDA} and V_{ddb} must be tied together and powered by a single DC power supply.

Figure 2. A3T18H455W23SR6 Production Test Circuit Component Layout

Table 6. A3T18H455W23SR6 Production Test Circuit Component Designations and Values

Part	Description	Part Number	Manufacturer
C1, C2	470 μ F, 63 V Electrolytic Capacitor	MCGPR63V477M13X26-RH	Multicomp
C3, C4, C5, C6	10 μ F Chip Capacitor	C5750X7S2A106M230KE	TDK
C7, C8	22 nF Chip Capacitor	GRM31MR72A223KA01L	Murata
C9, C10, C11, C12, C13	10 pF Chip Capacitor	ATC100B100GT500XT	ATC
C14, C15	10 μ F Chip Capacitor	C3225X7S1H106K	TDK
C16, C17, C18, C19	10 pF Chip Capacitor	ATC600F100JT250XT	ATC
C20	0.4 pF Chip Capacitor	ATC100B0R4BT500XT	ATC
C21	0.3 pF Chip Capacitor	ATC100B0R3BT500XT	ATC
C22	5.1 pF Chip Capacitor	ATC100B5R1BT500XT	ATC
C23, C24	0.1 pF Chip Capacitor	ATC600F0R1BT250XT	ATC
R1, R2	3.3 Ω , 1/4 W Chip Resistor	WCR1206-3R3F	Welwyn
R3	50 Ω , 8 W Termination Chip Resistor	C8A50Z4A	Anaren
Z1	1800–2200 MHz Band, 90°, 2 dB Directional Coupler	X3C20F1-02S	Anaren
PCB	Rogers RO4350B, 0.020", $\epsilon_r = 3.66$	—	MTL



Note 1: All data measured in fixture with device soldered to heatsink.

Note 2: V_{DDA} and V_{DDB} must be tied together and powered by a single DC power supply.

Figure 3. A3T18H455W23SR6 Characterization Test Circuit Component Layout — 1805–1880 MHz

Table 7. A3T18H455W23SR6 Characterization Test Circuit Component Designations and Values — 1805–1880 MHz

Part	Description	Part Number	Manufacturer
C1, C2	10 pF Chip Capacitor	GQM1875C2E100JB12	Murata
C3, C4, C9, C10, C11, C12, C15	10 pF Chip Capacitor	GQM2195C2E100JB12	Murata
C5, C6	1.2 pF Chip Capacitor	GQM2195C2E1R2BB12	Murata
C7	2.4 pF Chip Capacitor	GQM2195C2E2R4BB12	Murata
C8	0.9 pF Chip Capacitor	GQM2195C2ER90BB12	Murata
C13, C14	3.9 pF Chip Capacitor	GQM2195C2E3R9BB12	Murata
C16, C17, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31	10 μ F Chip Capacitor	C3225X7S1H106K	TDK
C18, C19	22 nF Chip Capacitor	GRM31MR72A223KA01L	Murata
C20, C21	1 μ F Chip Capacitor	C3225JB2A105K200AA	TDK
Q1	RF Power LDMOS Transistor	A3T18H455W23S	NXP
R1	50 Ω , 10 W Termination Chip Resistor	060120A25X50-2	Anaren
R2, R3	3.3 Ω , 1/8 W Chip Resistor	CRCW08053R30FKEA	Vishay
Z1	1800–2200 MHz Band, 90°, 2 dB Directional Coupler	X3C20F1-02S	Anaren
PCB	Rogers RO3035, 0.020", $\epsilon_r = 3.60$	D95832	MTL

TYPICAL CHARACTERISTICS — 1805–1880 MHz




Figure 4. Single-Carrier Output Peak-to-Average Ratio Compression (PARC) Broadband Performance @ $P_{out} = 87$ Watts Avg.




Figure 5. Intermodulation Distortion Products versus Two-Tone Spacing




Figure 6. Output Peak-to-Average Ratio Compression (PARC) versus Output Power

TYPICAL CHARACTERISTICS — 1805–1880 MHz




Figure 7. Single-Carrier W-CDMA Power Gain, Drain Efficiency and ACPR versus Output Power




Figure 8. Broadband Frequency Response

Table 8. Carrier Side Load Pull Performance — Maximum Power Tuning

$V_{DD} = 30$ Vdc, $I_{DQA} = 802$ mA, Pulsed CW, 10 μ sec(on), 10% Duty Cycle

f (MHz)	Z_{source} (Ω)	Z_{in} (Ω)	Max Output Power					
			P1dB					
			$Z_{load}^{(1)}$ (Ω)	Gain (dB)	(dBm)	(W)	η_D (%)	AM/PM ($^\circ$)
1805	2.78 – j6.99	3.15 + j6.74	1.03 – j3.92	18.4	52.8	192	54.7	-12
1840	3.95 – j7.53	4.44 + j7.31	1.05 – j4.05	18.6	52.7	187	57.1	-12
1880	6.46 – j8.41	6.76 + j7.47	1.01 – j4.36	18.5	52.6	182	54.7	-13

f (MHz)	Z_{source} (Ω)	Z_{in} (Ω)	Max Output Power					
			P3dB					
			$Z_{load}^{(2)}$ (Ω)	Gain (dB)	(dBm)	(W)	η_D (%)	AM/PM ($^\circ$)
1805	2.78 – j6.99	2.97 + j7.27	1.04 – j4.03	16.4	53.6	228	58.2	-18
1840	3.95 – j7.53	4.40 + j8.08	1.01 – j4.15	16.4	53.5	223	57.4	-18
1880	6.46 – j8.41	7.26 + j8.58	1.03 – j4.52	16.4	53.4	217	56.3	-18

(1) Load impedance for optimum P1dB power.

(2) Load impedance for optimum P3dB power.

Z_{source} = Measured impedance presented to the input of the device at the package reference plane.

Z_{in} = Impedance as measured from gate contact to ground.

Z_{load} = Measured impedance presented to the output of the device at the package reference plane.

Table 9. Carrier Side Load Pull Performance — Maximum Efficiency Tuning

$V_{DD} = 30$ Vdc, $I_{DQA} = 802$ mA, Pulsed CW, 10 μ sec(on), 10% Duty Cycle

f (MHz)	Z_{source} (Ω)	Z_{in} (Ω)	Max Drain Efficiency					
			P1dB					
			$Z_{load}^{(1)}$ (Ω)	Gain (dB)	(dBm)	(W)	η_D (%)	AM/PM ($^\circ$)
1805	2.78 – j6.99	2.99 + j6.99	2.52 – j2.95	21.4	50.9	122	69.6	-20
1840	3.95 – j7.53	4.25 + j7.71	2.34 – j2.92	21.6	50.6	114	69.0	-21
1880	6.46 – j8.41	6.74 + j8.03	2.02 – j3.22	21.3	50.9	122	68.1	-20

f (MHz)	Z_{source} (Ω)	Z_{in} (Ω)	Max Drain Efficiency					
			P3dB					
			$Z_{load}^{(2)}$ (Ω)	Gain (dB)	(dBm)	(W)	η_D (%)	AM/PM ($^\circ$)
1805	2.78 – j6.99	2.92 + j7.35	2.48 – j3.67	19.0	52.0	158	68.9	-23
1840	3.95 – j7.53	4.32 + j8.25	2.44 – j3.49	19.3	51.7	147	68.7	-25
1880	6.46 – j8.41	7.29 + j8.82	2.44 – j3.56	19.4	51.4	139	67.6	-25

(1) Load impedance for optimum P1dB efficiency.

(2) Load impedance for optimum P3dB efficiency.

Z_{source} = Measured impedance presented to the input of the device at the package reference plane.

Z_{in} = Impedance as measured from gate contact to ground.

Z_{load} = Measured impedance presented to the output of the device at the package reference plane.




Table 10. Peaking Side Load Pull Performance — Maximum Power Tuning

$V_{DD} = 30 \text{ Vdc}$, $V_{GSB} = 0.6 \text{ Vdc}$, Pulsed CW, 10 $\mu\text{sec(ON)}$, 10% Duty Cycle

f (MHz)	$Z_{\text{source}} (\Omega)$	$Z_{\text{in}} (\Omega)$	Max Output Power					
			P1dB					
			$Z_{\text{load}}^{(1)} (\Omega)$	Gain (dB)	(dBm)	(W)	η_D (%)	AM/PM (°)
1805	1.13 – j5.65	1.35 + j5.67	2.16 – j5.38	14.4	56.0	398	59.2	–27
1840	1.99 – j5.64	1.70 + j5.77	2.22 – j5.63	14.4	56.0	395	58.0	–25
1880	2.81 – j6.54	2.44 + j6.35	2.52 – j6.09	14.5	56.0	400	58.4	–29

f (MHz)	$Z_{\text{source}} (\Omega)$	$Z_{\text{in}} (\Omega)$	Max Output Power					
			P3dB					
			$Z_{\text{load}}^{(2)} (\Omega)$	Gain (dB)	(dBm)	(W)	η_D (%)	AM/PM (°)
1805	1.13 – j5.65	1.32 + j5.91	2.20 – j5.55	12.2	56.7	467	60.1	–35
1840	1.99 – j5.64	1.77 + j6.08	2.32 – j5.86	12.3	56.7	464	59.3	–32
1880	2.81 – j6.54	2.65 + j6.76	2.70 – j6.41	12.4	56.7	467	59.3	–35

(1) Load impedance for optimum P1dB power.

(2) Load impedance for optimum P3dB power.

Z_{source} = Measured impedance presented to the input of the device at the package reference plane.

Z_{in} = Impedance as measured from gate contact to ground.

Z_{load} = Measured impedance presented to the output of the device at the package reference plane.

Table 11. Peaking Side Load Pull Performance — Maximum Efficiency Tuning

$V_{DD} = 30 \text{ Vdc}$, $V_{GSB} = 0.6 \text{ Vdc}$, Pulsed CW, 10 $\mu\text{sec(ON)}$, 10% Duty Cycle

f (MHz)	$Z_{\text{source}} (\Omega)$	$Z_{\text{in}} (\Omega)$	Max Drain Efficiency					
			P1dB					
			$Z_{\text{load}}^{(1)} (\Omega)$	Gain (dB)	(dBm)	(W)	η_D (%)	AM/PM (°)
1805	1.13 – j5.65	1.14 + j5.61	3.55 – j2.87	15.8	54.3	268	68.5	–31
1840	1.99 – j5.64	1.40 + j5.74	3.01 – j2.87	15.9	54.1	260	68.9	–31
1880	2.81 – j6.54	2.08 + j6.35	2.85 – j3.41	15.8	54.6	291	69.1	–33

f (MHz)	$Z_{\text{source}} (\Omega)$	$Z_{\text{in}} (\Omega)$	Max Drain Efficiency					
			P3dB					
			$Z_{\text{load}}^{(2)} (\Omega)$	Gain (dB)	(dBm)	(W)	η_D (%)	AM/PM (°)
1805	1.13 – j5.65	1.19 + j5.88	3.67 – j3.85	13.5	55.6	360	66.8	–38
1840	1.99 – j5.64	1.59 + j6.08	3.38 – j3.86	13.7	55.6	363	67.5	–36
1880	2.81 – j6.54	2.39 + j6.78	3.32 – j4.00	13.7	55.6	367	67.9	–39


(1) Load impedance for optimum P1dB efficiency.

(2) Load impedance for optimum P3dB efficiency.

Z_{source} = Measured impedance presented to the input of the device at the package reference plane.

Z_{in} = Impedance as measured from gate contact to ground.

Z_{load} = Measured impedance presented to the output of the device at the package reference plane.



P1dB – TYPICAL CARRIER SIDE LOAD PULL CONTOURS — 1840 MHz




Figure 9. P1dB Load Pull Output Power Contours (dBm)




Figure 10. P1dB Load Pull Efficiency Contours (%)




Figure 11. P1dB Load Pull Gain Contours (dB)




Figure 12. P1dB Load Pull AM/PM Contours (°)

NOTE: (P) = Maximum Output Power
 (E) = Maximum Drain Efficiency

- Gain
- Drain Efficiency
- Linearity
- Output Power

P3dB – TYPICAL CARRIER SIDE LOAD PULL CONTOURS — 1840 MHz




Figure 13. P3dB Load Pull Output Power Contours (dBm)




Figure 14. P3dB Load Pull Efficiency Contours (%)




Figure 15. P3dB Load Pull Gain Contours (dB)




Figure 16. P3dB Load Pull AM/PM Contours (°)

NOTE: (P) = Maximum Output Power
(E) = Maximum Drain Efficiency

- Gain
- Drain Efficiency
- Linearity
- Output Power

P1dB – TYPICAL PEAKING SIDE LOAD PULL CONTOURS — 1840 MHz




Figure 17. P1dB Load Pull Output Power Contours (dBm)




Figure 18. P1dB Load Pull Efficiency Contours (%)




Figure 19. P1dB Load Pull Gain Contours (dB)




Figure 20. P1dB Load Pull AM/PM Contours (°)

NOTE: (P) = Maximum Output Power
 (E) = Maximum Drain Efficiency

- Gain
- Drain Efficiency
- Linearity
- Output Power

P3dB – TYPICAL PEAKING SIDE LOAD PULL CONTOURS — 1840 MHz




Figure 21. P3dB Load Pull Output Power Contours (dBm)




Figure 22. P3dB Load Pull Efficiency Contours (%)




Figure 23. P3dB Load Pull Gain Contours (dB)





Figure 24. P3dB Load Pull AM/PM Contours (°)

NOTE: (P) = Maximum Output Power
(E) = Maximum Drain Efficiency

- Gain
- Drain Efficiency
- Linearity
- Output Power

PACKAGE DIMENSIONS



© NXP SEMICONDUCTORS N. V. ALL RIGHTS RESERVED	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: ACP-1230S-4L2S	DOCUMENT NO: 98ASA00974D	REV: A
	STANDARD: NON-JEDEC	
	SOT1800-4	21 JUN 2017

NOTES:

1. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.

2. CONTROLLING DIMENSION: INCH

3. DIMENSIONS H1 AND H2 ARE MEASURED .030 INCH (0.762 MM) AWAY FROM FLANGE PARALLEL TO DATUM B. H1 APPLIES TO PINS 1, 2, 4 & 5. H2 APPLIES TO PINS 3 & 6.

4. TOLERANCE OF DIMENSION H2 IS TENTATIVE.

5. THESE SURFACES OF THE HEAT SLUG ARE NOT PART OF THE SOLDERABLE SURFACES AND MAY REMAIN UNPLATED.

6. DATUM H IS LOCATED AT THE BOTTOM OF THE LEAD FRAME AND IS COINCIDENT WITH THE LEAD WHERE THE LEADS EXIT THE PLASTIC BODY.

7. DIMENSIONS M AND S DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .012 INCH (0.30 MM) PER SIDE. DIMENSIONS M AND S DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.

8. DIMENSIONS D, U AND K DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .010 INCH (0.25 MM) TOTAL IN EXCESS OF THE D, U AND K DIMENSION AT MAXIMUM MATERIAL CONDITION.

9. DATUM A AND B TO BE DETERMINED AT DATUM T.

DIM	INCHES		MILLIMETERS		DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX		MIN	MAX	MIN	MAX
AA	1.265	1.275	32.13	32.39	S	.365	.375	9.27	9.53
BB	.395	.405	10.03	10.29	U	.035	.045	0.89	1.14
CC	.160	.190	4.06	4.83	V1	.640	.655	16.26	16.64
D	.455	.465	11.56	11.81	W1	.105	.115	2.67	2.92
E	.062	.069	1.57	1.75	W2	.135	.145	3.43	3.68
F	.004	.007	0.10	0.18	W3	.245	.255	6.22	6.48
H1	.082	.090	2.08	2.29	W4	.265	.281	6.73	7.14
H2	.078	.094	1.98	2.39	Y	0.695 BSC		17.65 BSC	
K	.175	.195	4.45	4.95	Z1	R.000	R.040	R0.00	R1.02
L	0.270 BSC		6.86 BSC		Z2	.060	.100	1.52	2.54
M	1.219	1.241	30.96	31.52	aaa	.015		0.38	
N	1.218	1.242	30.94	31.55	bbb	.010		0.25	
R	.365	.375	9.27	9.53	ccc	.020		0.51	

© NXP SEMICONDUCTORS N.V.
ALL RIGHTS RESERVED

MECHANICAL OUTLINE

PRINT VERSION NOT TO SCALE

TITLE:

ACP-1230S-4L2S

DOCUMENT NO: 98ASA00974D

REV: A

STANDARD: NON-JEDEC

SOT1800-4

21 JUN 2017

PRODUCT DOCUMENTATION, SOFTWARE AND TOOLS

Refer to the following resources to aid your design process.

Application Notes

- AN1908: Solder Reflow Attach Method for High Power RF Devices in Air Cavity Packages
- AN1955: Thermal Measurement Methodology of RF Power Amplifiers

Engineering Bulletins

- EB212: Using Data Sheet Impedances for RF LDMOS Devices

Software

- Electromigration MTTF Calculator
- .s2p File

Development Tools

- Printed Circuit Boards

To Download Resources Specific to a Given Part Number:

1. Go to <http://www.nxp.com/RF>
2. Search by part number
3. Click part number link
4. Choose the desired resource from the drop down menu

REVISION HISTORY

The following table summarizes revisions to this document.

Revision	Date	Description
0	Sept. 2017	• Initial release of data sheet