

# 2Gb DDR3/DDR3L SDRAM Specification

# **Specifications**

- Density: 2G bits
- Organization
  - o 8 banks x 32M words x 8 bits
  - o 8 banks x 16M words x 16 bits
- Package
  - o 78-ball FBGA
  - o 96-ball FBGA
  - o Lead-free(RoHS compliant) and Halogen-free
- Power supply:
  - -HP
  - o VDD, VDDQ = 1.35 V (1.283 to 1.45 V)
  - Backward compatible with DDR3 operation VDD, VDDQ = 1.5 V (1.425 to 1.575 V)

-JR

- VDD, VDDQ = 1.5 V (1.425 to 1.575 V)-JRL
- VDD, VDDQ = 1.35 V (1.283 to 1.45 V)
- Data Rate: 1866 Mbps /2133 Mbps (max.)
- 1KB page size (x8)
  - Row address: AX0 to AX14
  - Column address: AYO to AY9
- 2KB page size (x16)
  - Row address: AX0 to AX13
  - o Column address: AY0 to AY9
- Eight internal banks for concurrent operation
- Burst lengths(BL): 8 and 4 with Burst Chop(BC)
- Burst type(BT)
  - o Sequential (8, 4 with BC)
  - Interleave (8, 4 with BC)
- CAS Latency (CL): 5, 6, 7, 8, 9, 10, 11, 13, 14
- CAS Write Latency (CWL): 5, 6, 7, 8, 9, 10
- Precharge: auto precharge option for each burst access
- Driver strength: RZQ/7, RZQ/6 (RZQ = 240  $\Omega$ )
- Refresh: auto-refresh, self-refresh
- Average refresh period
  - $\circ$  7.8 us at TC  $\leq$  +85 $^{\circ}$ C
  - o 3.9 us at TC > +85°C
- Operating temperature range
  - $\circ$  TC = 0°C to +95°C (Commercial grade)
  - TC = -40°C to +95°C (Industrial grade)
  - TC = -40°C to +105°C (Automotive grade)

#### **Features**

- The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture
- Double data-rate architecture: two data transfers per clock cycle
- Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver
- DQS is edge-aligned with data for READs; center aligned with data for WRITEs
- Differential clock inputs (CK and /CK)
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency
- On-Die Termination (ODT) for better signal quality
  - Synchronous ODT
  - o Dynamic ODT
  - Asynchronous ODT
- Multi Purpose Register (MPR) for pre-defined pattern read out
- ZQ calibration for DQ drive and ODT
- Programmable Partial Array Self-Refresh (PASR)
- RESET pin for Power-up sequence and reset function
- SRT(Self Refresh Temperature) range:
  - o Normal/Extended
- Auto Self-Refresh (ASR)
- Programmable output driver impedance control
- JEDEC compliant DDR3/DDR3L
- Row-Hammer-Free (RH-Free): detection/blocking circuit inside


## **Key Timing Parameters**

Speed Grade	Data Rate(Mbps)	CL	nRCD	nRP
-JR <sup>1, 2, 3</sup>	2133	14	14	14
-HP <sup>1, 2</sup>	1866	13	13	13

Notes: 1. Backward compatible to 1333, CL-nRCD-nRP = 9-9-9

2. Backward compatible to 1600, CL-nRCD-nRP = 11-11-11

3. Backward compatible to 1866, CL-nRCD-nRP = 13-13-13





# **Table of Contents**


2Gb D	DDR3 SDRAM Specification	1
1.	Ordering Information	3
2.	Package Ball Assignment	4
3.	Package outline drawing	5
4.	Electrical Specifications	7
5.	Block Diagram	30
6.	Pin Function	31
7.	Command Operation	33
8.	Functional Description.	37



# 1. Ordering Information

Part Number	Organization	Internal	Speed bin	Darekana	RH-Free
Part Number	(words x bits)	Banks	(CL-nRCD-nRP)	Package	кп-ггее
A3T2GF30CBF-JRL	256M × 8	8	DDR3L-2133 (14-14-14)	78-ball FBGA	Yes
A3T2GF30CBF-JR/-JRI/-JRA	256M × 8	8	DDR3-2133 (14-14-14)	78-ball FBGA	Yes
A3T2GF30CBF-HP/-HPI/-HPA	256M × 8	8	DDR3/DDR3L-1866 (13-13-13)	78-ball FBGA	Yes
A3T2GF30CBF-HPL/-HPLI/-HPLA *1	256M × 8	8	DDR3L-1866 (13-13-13)	78-ball FBGA	Yes
A3T2GF40CBF-JRL	128M × 16	8	DDR3L-2133 (14-14-14)	96-ball FBGA	Yes
A3T2GF40CBF-JR/-JRI/-JRA	128M × 16	8	DDR3-2133 (14-14-14)	96-ball FBGA	Yes
A3T2GF40CBF-HP/-HPI/-HPA	128M × 16	8	DDR3/DDR3L-1866 (13-13-13)	96-ball FBGA	Yes
A3T2GF40CBF-HPL/-HPLI/-HPLA *1	128M × 16	8	DDR3L-1866 (13-13-13)	96-ball FBGA	Yes

Note: 1. Not for new design



 $\bigcirc$ 

VSS

O NC

A8



#### 2. **Package Ball Assignment**

	_												
		78-ba	II, FBG	A (x8 organi	ization	)			96 ball	, FBGA	(x16 organ	ization	)
	1	2	3	7	8	9		1	2	3	7	8	9
Α	O vss	VDD	O NC	NU(/TDQS)	O vss	O VDD	А	VDDQ	O DQ13	O DQ15	O DQ12	VDDQ	O vss
В	VSS	VSSQ	O DQ0	DM/TDQS	O VSSQ	VDDQ	В	VSSQ	VDD	Vss	/DQSU	O DQ14	VSSQ
С	VDDQ	O DQ2	O DQS	O DQ1	O DQ3	VSSQ	С	VDDQ	O DQ11	O DQ9	DQSU	O DQ10	VDDQ
D	VSSQ	O DQ6	) DQS	VDD	O VSS	VSSQ	D	VSSQ	VDDQ	DMU	O DQ8	VSSQ	O VDD
Е	VREFDQ	VDDQ	O DQ4	O DQ7	O DQ5	VDDQ	Е	VSS	VSSQ	O DQ0	O DML	VSSQ	VDDQ
F	O NC	VSS	(RAS	○ ck	VSS	O NC	F	VDDQ	O DQ2	DQSL	O DQ1	O DQ3	VSSQ
G	ODT	VDD	) CAS	O /CK	VDD	CKE	G	VSSQ	O DQ6	O /DQSL	VDD	O vss	VSSQ
Н	O NC	O /cs	/WE	A10(AP)	○ zq	O NC	Н	VREFDQ	VDDQ	O DQ4	O DQ7	O DQ5	VDDQ
J	VSS	O BA0	O BA2	O NC	O VREFCA	VSS	J	O NC	O vss	(RAS	СК	O vss	O NC
K	VDD	○ A3	O A0	A12(/BC)	O BA1	VDD	K	ODT	VDD	CAS	O /CK	VDD	CKE
L	VSS	○ A5	O A2	○ A1	O A4	VSS	L	O NC	O /cs	/WE	A10(AP)	O ZQ	O NC
M	VDD	O A7	○ A9	O A11	○ A6	VDD	М	VSS	O BA0	O BA2	O NC	O VREFCA	O vss
N	VSS	/RESET	O A13	○ A14	○ A8	VSS	N	VDD	○ A3	O A0	A12(/BC)	O BA1	O VDD
	/xxx ind	icates a	ctive lo	w signal			Р	O vss	○ A5	○ A2	○ A1	O A4	Vss
	,		- 10	<b>0</b> -			R	VDD	O A7	○ A9	O A11	O A6	VDD
								l _	_	_	_	_	_

Pin name	Function	Pin name	Function
A0 to A14 (x8) *3	Address inputs	CK,/CK	Differential clock input
	A10(AP):Auto precharge	/CS *3	Chip select
A0 to A13 (x16) *3	A12(/BC):Burst chop	/RAS, /CAS, /WE *3	Command input
BA0 to BA2 *3	Bank select	CKE *3	Clock enable
DQ0 to DQ7 (x8)	Data input/output	ODT *3	ODT control
DQ0 to DQ15 (x16)	Data input/output	VDD	Supply voltage for internal circuit
DQS, /DQS (x8)	Differential data strobe	VSS	Ground for internal circuit
DQSU, /DQSU, DQSL, /DQSL (x16)	Differential data strobe	VDDQ	Supply voltage for DQ circuit
DM (x8)	Write data mask	VSSQ	Ground for DQ circuit
DMU, DML (x16)	write data mask	VREFDQ	Reference voltage for DQ
TDQS, /TDQS (x8)	Termination data strobe	VREFCA	Reference voltage for CA
/RESET *3	Active low asynchronous reset	NC *1	No connection
ZQ	Reference pin for ZQ calibration	NU *2	Not Usable

 $\bigcirc$ 

VSS

 $\bigcirc$ 

/RESET


# Notes:

- 1. Not internally connected with die
- Don't connect. Internally connected
- Input only pins (address, command, CKE, ODT and /RESET) do not supply termination




# Package outline drawing

# 78-ball FBGA




**Bottom View** 




Side View

Curabal	MILI	MILLIMETERS					
Symbol	MIN.	NOM.	MAX.				
А			1.20				
Α1	0.30	0.35	0.40				
A2	0.10	0.15	0.20				
D	7.40	7.50	7.60				
D1	6.	40 BS	С				
Е	10.50	10.60	10.70				
E1	9.	60 BS	С				
b	0.40	0.45	0.50				
еD	0.	80 BS	С				
еE	0.80 BSC						

96-ball FBGA





Side View

Sumbal	MILI	_IMETEF	RS
Symbol	MIN.	NOM.	MAX.
А			1.20
Α1	0.30	0.35	0.40
A2	0.10	0.15	0.20
D	7.40	7.50	7.60
D1	6.	40 BS	С
Е	13.40	13.50	13.60
E1	12	2.00 B	SC
b	0.40	0.45	0.50
еD	0.	80 BS	С
еE	0.	80 BS	С



# 4. Electrical Specifications

All voltages are referenced to each VSS (GND)

Execute power-up and Initialization sequence before proper device operation can be achieved.

## 4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Notes
Power supply voltage	VDD	-0.4 to +1.975	V	1, 3
Power supply voltage for output	VDDQ	-0.4 to +1.975	V	1, 3
Input voltage	VIN	-0.4 to +1.975	V	1
Output voltage	VOUT	-0.4 to +1.975	V	1
Reference voltage	VREFCA	-0.4 to 0.6 x VDD	V	3
Reference voltage for DQ	VREFDQ	-0.4 to 0.6 x VDDQ	V	3
Storage temperature	Tstg	-55 to +150	°C	1, 2
Power dissipation	PD	1.0	W	1
Short circuit output current	IOUT	50	mA	1

#### Notes:

- 1. Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability
- 2. Storage temperature is the case surface temperature on the center/top side of the DRAM.
- 3. VDD and VDDQ must be within 300mV of each other at all times; and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV

#### Caution:

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

# 4.2 Operating Temperature Condition

Product grades	Parameter	Symbol	Rating	Unit	Note
Commercial		TC	0 to +95	°C	1, 2, 3
Industrial	Operating case temperature	TC	-40 to +95	°C	1, 2, 3
Automotive		TC	-40 to +105	°C	1, 2, 3

#### Notes:

- 1. Operating temperature is the case surface temperature on the center/top side of the DRAM.
- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0°C to +85°C under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between +85°C and +95°C (and +105°C for automotive grade only) case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
  - Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9µs
  - If Self-refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 bit [A6, A7] = [0, 1]) or enable the optional Auto Self-Refresh mode (MR2 bit [A6, A7] = [1, 0]).



## 4.3 Recommended DC Operating Conditions

## 4.3.1 Recommended DC operating Conditions for DDR3L (1.35V)

Parameter	Symbol	min.	typ.	max.	Unit	Note
Supply voltage	VDD	1.283	1.35	1.45	V	1, 2
Supply voltage for DQ	VDDQ	1.283	1.35	1.45	\/	1, 2

#### Notes:


- 1. Maximum DC value may not be greater than 1.425V. The DC value is the linear average of VDD/VDDQ(t) over a very long period of time (e.g. 1sec.)
- 2. If maximum limit is exceeded, input levels shall be governed by DDR3 specifications; Under these supply voltages, the device operates to this DDR3L specification; Once initialized for DDR3L operation, DDR3 operation may only be used if the device is in reset while VDD and VDDQ are changed for DDR3 operation shown as following timing waveform

## 4.3.2 Recommended DC operating Conditions for DDR3 (1.5V)

Parameter	Symbol	min.	typ.	max.	Unit	Note
Supply voltage	VDD	1.425	1.5	1.575	V	1, 2
Supply voltage for DQ	VDDQ	1.425	1.5	1.575	V	1, 2

#### Notes:

- 1. If minimum limit is exceeded, input levels shall be governed by DDR3L specifications
- 2. Under 1.5V operation, the DDR3L device operates to the DDR3 specification under the same speed timings as defined for this device; Once initialized for DDR3 operation, DDR3L operation may only be used if the device in reset while VDD and VDDQ are changed for DDR3L operation shown as below



Note : From time point Td until Tk, NOP or DES commands must be applied between MRS and ZQCL commands



For DDR3 operation

4.4 AC and DC Input Measurement Levels

[Refer to section 8 in JEDEC Standard No. JESD79-3F]

4.5 AC and DC Output Measurement Levels

Refer to section 9 in JEDEC Standard No. JESD79-3F

4.6 Address / Command Setup, Hold and Derating

[Refer to section 13.5 in JEDEC Standard No. JESD79-3F]

4.7 Overshoot and Undershoot Specifications

[Refer to section 9.6 in JEDEC Standard No. JESD79-3F]

4.8 Output Driver DC Electrical Characteristics

[Refer to section 9.7 in JEDEC Standard No. JESD79-3F]

4.9 On-Die Termination (ODT) Levels and I-V Characteristics

[Refer to section 9.8 in JEDEC Standard No. JESD79-3F]

For DDR3L operation

4.10 1.35 V DDR3L AC and DC Logic Input Levels for Single-Ended Signals

[Refer to section 3 in JEDEC Standard No. JESD79-3-1A.01]

4.11 1.35 V DDR3L Electrical Characteristics and AC Timing

[Refer to section 4 in JEDEC Standard No. JESD79-3-1A.01]

4.12 Address / Command Setup, Hold and Derating

[Refer to section 4.1 in JEDEC Standard No. JESD79-3-1A.01]

4.13 Data Setup, Hold and Slew Rate Derating

[Refer to section 4.2 in JEDEC Standard No. JESD79-3-1A.01]

4.14 Overshoot and Undershoot Specifications

[Refer to section 9.6 in JEDEC Standard No. JESD79-3F]

4.15 1.35V DDR3L Output Driver DC Electrical Characteristics

[Refer to section 6 in JEDEC Standard No. JESD79-3-1A.01]

4.16 1.35V DDR3L On-Die Termination (ODT) Levels and I-V Characteristics

[Refer to section 7 in JEDEC Standard No. JESD79-3-1A.01]

4.17 1.35 V DDR3L Single Ended Output Slew Rate


[Refer to section 8 in JEDEC Standard No. JESD79-3-1A.01]

4.18 1.35 V Differential Output Slew Rate

[Refer to section 9 in JEDEC Standard No. JESD79-3-1A.01]

4.19 1.35 V DDR3L AC and DC Logic Input Levels for Differential Signals

[Refer to section 10 in JEDEC Standard No. JESD79-3-1A.01]





4.20 Differential Input Cross point voltage

[Refer to section 11 in JEDEC Standard No. JESD79-3-1A.01]

4.21 DQS Output Cross point voltage

[Refer to section 12 in JEDEC Standard No. JESD79-3-1A.01]



## 4.22 DC Characteristics

Parameter	Symbol	Data rate	x8(1.35V)	x8(1.5V)	x16(1.35V)	x16(1.5V)	Unit	Notes
. G.GICCCI	7	(Mbps)	max.	max.	max.	max.	Jine .	
		2133	49	49	59	59		
Operating current	IDD0	1866	47	47	57	57	mA	
(ACT-PRE)	.550	1600	45	45	55	55		
		1333	43	43	53	53		
		2133	65	65	85	85		
Operating current	IDD1	1866	62	62	82	82	mA	
(ACT-READ-PRE)	1001	1600	59	59	79	79	111/4	
		1333	57	57	77	77		
		2133	16	16	16	16		
	IDD2P1	1866	14	14	14	14	mA	Fast PD Exit
	.552.1	1600	12	12	12	12		
Precharge power-down		1333	10	10	10	10		
Standby current		2133	7	7	7	7		
	IDD2P0	1866	7	7	7	7	mA	Slow PD Exi
	100210	1600	7	7	7	7	1117	SIGW I B EXI
		1333	7	7	7	7		
		2133	26	26	26	26		
Precharge standby current	IDD2N	1866	24	24	24	24	mA	
Treenange standby current	IDDZIV	1600	22	22	22	22	111/4	
		1333	20	20	20	20		
		2133	30	30	33	33	mA	
Precharge standby current	IDD2NT	1866	28	28	31	31		
ODT current	IDDZINI	1600	26	26	29	29	ША	
		1333	24	24	27	27		
		2133	26	26	26	26		
Precharge quiet standby	IDD2Q	1866	24	24	24	24	mA	
Current	IDDZQ	1600	22	22	22	22	111/	
		1333	20	20	20	20		
		2133	28	28	28	28		
Active power-down current	IDD3P	1866	26	26	26	26	mA	
(Always fast exit)	יכטטו	1600	24	24	24	24	IIIA	
		1333	22	22	22	22		
		2133	32	32	40	40		
Active standby current	IDD3N	1866	30	30	38	38	mA	
Active Standby Current	ווכטטו	1600	28	28	36	36	IIIA	
		1333	26	26	34	34		
		2133	163	163	173	173		
Operating current (Burst	IDD4R	1866	153	153	163	163	m A	
read operating)	IDD4K	1600	143	143	153	153	mA	
		1333	133	133	143	143		
		2133	163	163	173	173		
Operating current (Burst	IDDAW	1866	153	153	163	163	А	
write operating)	IDD4W	1600	143	143	153	153	mA	
,		1333	133	133	143	143		
		2133	247	247	247	247		
5 . ( )	IDDED	1866	240	240	240	240		
Burst refresh current	IDD5B	1600	233	233	233	233	mA	
		1333	226	226	226	226		
		2133	198	198	208	208		
All bank interleave read		1866	188	188	198	198		
current	IDD7	1600	178	178	188	188	mA	
23		1333	168	168	178	178		
	IDD8		Idd2P+2mA	Idd2P+2mA	Idd2P+2mA	Idd2P+2mA		-



# 4.23 Self-Refresh Current

Parameter	Symbol	x8 (1.35V)	x8 (1.5V)	x16 (1.35V)	x16 (1.5V)	Unit	Notes
raiailletei	Зуппоот	max.	max.	max.	max.	Offic	Notes
Self-refresh current Normal temperature range	IDD6	10	10	10	10	mA	
Self-refresh current Extended temperature range	IDD6E	14	14	14	14	mA	

Notes for DC Characteristics and Self-Refresh Current:

- Enabling ASR could increase IDDx by up to an additional 2mA.
- The IDD values must be derated (increased) on Industrial and Automotive grade devices when operated outside of the range 0°C ≤ TC ≤ +85°C:
  - i. When TC < 0°C: IDD2P0, IDD2P1 and IDD3P must be derated by 4%; IDD4R and IDD4W must be derated by 2%; and IDD6, IDD6ET and IDD7 must be derated by 7%.
  - ii. When TC > 85°C: IDD0, IDD1, IDD2N, IDD2NT, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, and IDD5B must be derated by 2%; IDD2Px must be derated by 30%.
- For Automotive grade products, when TC > 95°C, all IDD excepting IDD6 must be increased by 20%

[Refer to section 10 in JEDEC Standard No. JESD79-3F for detailed test condition]



## 4.24 Pin Capacitance(TC = 25°C, VDD, VDDQ = 1.5V $\pm$ 0.075V)

Parameter	Symbol	DDR3	DDR3-1066		DDR3-1333		DDR3-1600		DDR3-1866		DDR3-2133		Notes
raiailletei	Зуппоот	Min	Max	Unit	Notes								
Input/output capacitance	C <sub>IO</sub>	1.4	2.7	1.4	2.5	1.4	2.3	1.4	2.2	1.4	2.1	рF	1, 2
Input capacitance, CK and /CK	C <sub>CK</sub>	0.8	1.6	0.8	1.4	0.8	1.4	0.8	1.3	0.8	1.3	pF	2
Input capacitance delta, CK and /CK	$C_{DCK}$	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	pF	2, 3
Input/output capacitance delta, DQS and /DQS	$C_{DDQS}$	0	0.2	0	0.15	0	0.15	0	0.15	0	0.15	pF	2, 4
Input capacitance, (control, address, command, inputonly pins)	C <sub>I</sub>	0.75	1.35	0.75	1.3	0.75	1.3	0.75	1.2	0.75	1.2	рF	2, 5
Input capacitance delta, (all control input-only pins)	$C_{DI\_CTRL}$	-0.5	0.3	-0.4	0.2	-0.4	0.2	-0.4	0.2	-0.4	0.2	pF	2, 6, 7
Input capacitance delta, (all address/command input-only pins)	C <sub>DI_ADD_CMD</sub>	-0.5	0.5	-0.4	0.4	-0.4	0.4	-0.4	0.4	-0.4	0.4	pF	2, 8, 9
Input/output capacitance delta, DQ, DM, DQS, /DQS, TDQS, /TDQS	$C_{DIO}$	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	2, 10
Input/output capacitance of ZQ pin	$C_{ZQ}$	-	3	-	3	-	3	-	3	_	3	pF	2, 11

#### Notes:

- 1. Although the DM, TDQS and /TDQS pins have different functions, the loading matches DQ and DQS
- 2. VDD, VDDQ, VSS, VSSQ applied and all other pins floating (excepting the pin under test, CKE, /RESET and ODT as necessary). VDD = VDDQ =1.5V, VBIAS=VDD/2 and on die termination off.
- 3. Absolute value of CCK(CK) CCK(/CK)
- 4. Absolute value of CIO(DQS) CIO(/DQS)
- 5. CI applies to ODT, /CS, CKE, A0-A15, BA0-BA2, /RAS, /CAS and /WE
- 6. CDI\_CTRL applies to ODT, /CS and CKE.
- 7. CDI CTRL =  $CI(CTRL) 0.5 \times (CI(CK) + CI(/CK))$
- 8. CDI\_ADD\_CMD applies to A0-A15, BA0-BA2, /RAS, /CAS and /WE
- 9. CDI ADD CMD =  $CI(ADD CMD) 0.5 \times (CI(CK) + CI(/CK))$
- 10.  $CDIO = CIO(DQ, DM) 0.5 \times (CIO(DQS) + CIO(/DQS))$
- 11. Maximum external load capacitance on ZQ pin: 5pF



# 4.25 Pin Capacitance(TC = 25°C, VDD, VDDQ = 1.35V)

Parameter	Symbol	DDR3	L-800	DDR3I	L-1066	DDR3	L-1333	DDR3	L-1600	DDR3I	L-1866	Unit	Notes
Parameter	Syllibol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Ullit	notes
Input/output capacitance	CIO	1.4	2.5	1.4	2.5	1.4	2.3	1.4	2.2	1.4	2.1	рF	1, 2
Input capacitance, CK and /CK	ССК	0.8	1.6	0.8	1.6	0.8	1.4	0.8	1.4	0.8	1.4	pF	2
Input capacitance delta, CK and /CK	CDCK	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	pF	2, 3
Input/output capacitance delta, DQS and /DQS	CDDQS	0	0.2	0	0.2	0	0.15	0	0.15	0	0.15	pF	2, 4
Input capacitance, (control, address, command, input-only	а	0.75	1.3	0.75	1.3	0.75	1.3	0.75	1.2	0.75	1.2	pF	2, 5
Input capacitance delta, (all control input-only	CDI_CTRL	-0.5	0.3	-0.5	0.3	-0.4	0.2	-0.4	0.2	-0.4	0.2	pF	2, 6, 7
Input capacitance delta, (all address/command input-only pins)	CDI_ADD_CMD	-0.5	0.5	-0.5	0.5	-0.4	0.4	-0.4	0.4	-0.4	0.4	pF	2, 8, 9
Input/output capacitance delta, DQ, DM, DQS, /DQS, TDQS, /TDQS	CDIO	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	2, 10
Input/output capacitance of ZQ pin	CZQ	1	3	-	3	-	3	-	3	-	3	pF	2, 11

#### Notes:

- 1. Although the DM, TDQS and /TDQS pins have different functions, the loading matches DQ and DQS
- VDD, VDDQ, VSS, VSSQ applied and all other pins floating (excepting the pin under test, CKE, /RESET and ODT as necessary). VDD = VDDQ =1.35V, VBIAS=VDD/2 and on die termination off.
- 3. Absolute value of CCK(CK) CCK(/CK)
- 4. Absolute value of CIO(DQS) CIO(/DQS)
- 5. CI applies to ODT, /CS, CKE, A0-A15, BA0-BA2, /RAS, /CAS and /WE
- 6. CDI\_CTRL applies to ODT, /CS and CKE.
- 7.  $CDI\_CTRL = CI(CTRL) 0.5 \times (CI(CK) + CI(/CK))$
- 8. CDI\_ADD\_CMD applies to A0-A15, BA0-BA2, /RAS, /CAS and /WE
- 9. CDI ADD CMD =  $CI(ADD CMD) 0.5 \times (CI(CK) + CI(/CK))$
- 10. CDIO = CIO(DQ, DM) 0.5 x (CIO(DQS) + CIO(/DQS))
- 11. Maximum external load capacitance on ZQ pin: 5pF



#### 4.26 Standard Speed Bins

	Speed Bin		DDR3	-1333	DDR3	-1600	DDR3	-1866	DDR3	-2133	
	CL-nRCD-nRP		9-9	9-9	11-1	.1-11	13-1	3-13	14-1	4-14	Unit
	Parameter	Symobl	min.	max.	min.	max.	min.	max.	min.	max.	
Internal	read command to first	tAA	13.5	20.0	13.75	20.0	13.91	20.0	13.09	20.0	ns
	data	LAA	(13.125)*	20.0	(13.125)*	20.0	(13.125)*	20.0	13.09	20.0	113
ACT to	internal read or write	tRCD	13.5		13.75		13.91		13.09		ns
	delay time	theb	(13.125)*	_	(13.125)*	_	(13.125)*	_	13.09		113
PRE	command period	tRP	13.5	-	13.75	-	13.91	-	13.09	-	ns
	·		(13.125)*		(13.125)*		(13.125)*				
ACT to	ACT or REF command	tRC	49.5	-	48.75	_	47.91	_	46.09	-	ns
	period		(49.125)*		(48.125)*		(47.125)*				
ACT to	PRE command period	tRAS	36	9 x tREFI	35	9 x tREFI	34	9 x tREFI	33	9 x tREFI	ns
CL=5	CWL = 5	tCK (avg)	3.0	3.3	3.0	3.3	3.0	3.3	3.0	3.3	ns
	CWL = 6, 7, 8, 9	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
CL=6	CWL = 5	tCK (avg)	2.5	3.3	2.5	3.3	2.5	3.3	2.5	3.3	ns
	CWL = 6	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
	CWL = 7, 8, 9	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
CL=7	CWL = 5	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
	CWL = 6	tCK (avg)	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns
	CWL = 7, 8, 9, 10	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
CL=8	CWL = 5	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
	CWL = 6	tCK (avg)	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns
	CWL = 7, 8, 9, 10	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
CL=9	CWL = 5, 6	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
	CWL = 7	tCK (avg)	1.5	<1.875	1.5	<1.875	1.5	<1.875	1.5	<1.875	ns
	CWL = 8, 9, 10	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
CL=10	CWL = 5, 6	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
	CWL = 7	tCK (avg)	1.5	<1.875	1.5	<1.875	1.5	<1.875	1.5	<1.875	ns
	CWL = 8, 9, 10	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
CL=11	CWL = 5, 6, 7	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
	CWL= 8	tCK (avg)	Rese	erved	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
	CWL= 9, 10	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
CL=12	CWL = 5, 6, 7, 8, 9, 10	tCK (avg)	Rese	erved	Rese	erved	Rese	rved	Rese	rved	ns
	CWL = 5, 6, 7, 8	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
CL=13	CWL= 9	tCK (avg)	Rese	erved	Rese	erved	1.07	<1.25	1.07	<1.25	ns
	CWL= 10	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
CL=14	CWL= 5, 6, 7, 8, 9	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	Rese	rved	ns
CL-14	CWL= 10	tCK (avg)	Rese	erved	Rese	erved	Rese	erved	0.938	<1.07	ns
	Supported CL setting	gs	5, 6, 7,	8, 9, 10	5, 6, 7, 8,	9, 10, 11	5, 6, 7, 8, 9	, 10, 11, 13	5, 6, 7, 8, 13,	9, 10, 11, 14	nCK
	Supported CWL setting	gs	5, 6	6, 7	5, 6,	7, 8	5, 6, 7	7, 8, 9	5, 6, 7,	8, 9, 10	nCK


## Note:

• For devices supporting optional down binning to CL=7 and CL=9, tAA/tRCD/tRPmin must be 13.125 ns. SPD settings must be programmed to match. For example, DDR3-1333 devices supporting down binning to DDR3-1066 should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600 devices supporting down binning to DDR3-1333 or DDR3-1066 should program 13.125 ns in SPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accordingly. For example, 49.125ns (tRASmin + tRPmin = 36 ns + 13.125 ns) for DDR3-1333 and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3-1600. [Refer to section 12.3 in JEDEC Standard No. JESD79-3F]




# 4.27 AC Characteristics (TC = 25°C, VDD, VDDQ = $1.5V \pm 0.075V$ )

			Data	Rate	Unit
Parameter	Symbol	min/max	1866	2133	MT/s
Max. Frequency			933	1066	MHz
	Clock Timi	ng			
Average clock period	+CV/2.vg\	min	1070	938	ps
Average clock period	tCK(avg)	max	33	333	ps
Minimum clock cycle time	tCK(DLL-off)	min		8	ns
Average High pulse width	+CU(2.vg)	min	0.	47	+CV(2.vg)
Average High pulse width	tCH(avg)	max	0.	53	tCK(avg)
Average low pulse width	tCL(a vg)	min	0.	47	tCK(avg)
Average Low pulse width	tct(avg)	max	0.	53	tck(avg)
Absolute clock period	+CV/aha)	min	t <sub>CK</sub> (avg)min	+ t <sub>JIT</sub> (per)min	ns
Absolute clock period	tCK(abs)	max	t <sub>ck</sub> (avg)max	+ t <sub>JIT</sub> (per)max	ns
Absolute High clock pulse width	tCH(abs)	min	0.	43	tCK(avg)
Absolute Low clock pulse width	tCL(abs)	min	0.	43	tCK(avg)
Command a	nd Address Ti	ming Para	meters		
Active to read/write	tRCD	min	see speed	bins table	ns
Precharge command period	tRP	min	see speed	bins table	ns
Active to active/auto-refresh	tRC	min	see speed	bins table	ns
		min	see speed	bins table	ns
Active to precharge	tRAS	max	see speed	bins table	ns
Control and Address input pulse width for	tIPW	min	620	470	nc
each input	UPW	min	620	470	ps
Active bank A to Active bank B (x8)	tRRD (x8)	min	max(4nCK, 5ns)	max(4nCK, 5ns)	-
Active bank A to Active bank B (x16)	tRRD (x16)	min	max(4nCK, 6ns)	max(4nCK, 6ns)	-
Four active window (x8)	tFAW (x8)	min	27	25	ns
Four active window (x16)	tFAW (x16)	min	35	35	ns
Address and control input hold time	tIH(base)	min	100	95	ps
(VIH/VIL (DC100) levels)	DC100				
Address and control input setip time	tIS(base)	min	-	-	ps
(VIH/VIL (AC175) levels) Address and control input setip time	AC175 tIS(base)				
(VIH/VIL (AC150) levels)	AC150	min	-	-	ps
Address and control input setip time	tIS(base)				
(VIH/VIL (AC125) levels)	AC125	min	150	135	ps
/CAS to /CAS command delay	tCCD	min		4	nCK
Mode register set command cycle time	tMRD	min		4	nCK
Mode register set command update delay	tMOD	min	max(12n	CK, 15ns)	-
Write recovery time	tWR	min	1	15	ns
Auto precharge write recovery + precharge	tDAL	min	WR + RU (tl	RP/tCK(avg))	nCK
Multi-Purpose register Recovery time	tMPRR	min		1	nCK
Internal write to read command delay	tWTR	min	max(4n0	CK, 7.5ns)	-
Internal read to precharge command delay	tRTP	min	max(4n0	CK, 7.5ns)	-
Exit reset from CKE high to a valid command	tXPR	min	max(5nCK, tR	FC(min)+10ns)	-
DLL locking time	tDLLK	min	5	12	nCK





		. ,	Data	Rate	Unit
Parameter	Symbol	min/max	1333	1600	MT/s
Max. Frequency			667	800	MHz
	Clock Timi	ng			•
A. como de al calcina di ad	+CV/ \	min	1500	1250	ps
Average clock period	tCK(avg)	max	33	333	ps
Minimum clock cycle time	tCK(DLL-off)	min		8	ns
Average High wiles width	+CI1/aa\	min	0.	47	+CV/
Average High pulse width	tCH(avg)	max	0.	53	tCK(a vg)
A. care as I am mula a middle	+C1 ( )	min	0.	47	+CV/
Average Low pulse width	tCL(avg)	max	0.	53	tCK(a vg)
Alta a lanka al a alta a ari a d	+C(/ -   \	min	t <sub>CK</sub> (a vg)min -	+ tյյт(per)min	ns
Absolute clock period	tCK(abs)	max	t <sub>Cκ</sub> (avg)max ·	+ tյյт(per)max	ns
Absolute High clock pulse width	tCH(abs)	min		43	tCK(a vg)
Absolute Low clock pulse width	tCL(abs)	min	0.	43	tCK(avg)
Command a	nd Address Ti	ming Para	meters		
Active to read/write	tRCD	min	see speed	bins table	ns
Precharge command period	tRP	min	see speed	bins table	ns
Active to active/auto-refresh	tRC	min	see speed	bins table	ns
	, DAG	min	see speed	bins table	ns
Active to precharge	tRAS	max	see speed	bins table	ns
Control and Address input pulse width for	tl PW	min	620	560	ps
each input Active bank A to Active bank B (x8)	+DDD (v0)	min	may/An	CK, 6ns)	
	tRRD (x8)			CK, 7.5ns)	<del>  -</del>
Active bank A to Active bank B (x16)	tRRD (x16)	min	-	1	-
Four active window (x8) Four active window (x16)	tFAW (x8)	min	30 45	30 40	ns
Address and control input hold time	tFAW (x16) tIH(base)	min	45	40	ns
(VIH/VIL (DC100) levels)	DC100	min	140	120	ps
Address and control input setip time	tIS(base)				
(VIH/VIL (AC175) levels)	AC175	min	65	45	ps
Address and control input setip time	tIS(base)	min	190	170	nc
(VIH/VIL (AC150) levels)	AC150	111111	190	170	ps
Address and control input setip time	tIS(base)	min	-	_	ps
(VIH/VIL (AC125) levels)	AC125			1	<u> </u>
/CAS to /CAS command delay	tCCD	min		4	nCK
Mode register set command cycle time	tMRD	min		4	nCK
Mode register set command update delay	tMOD	min		CK, 15ns)	-
Write recovery time	tWR	min		L5	ns
Auto precharge write recovery + precharge	tDAL	min		RP/tCK(a vg))	nCK
Multi-Purpose register Recovery time	tMPRR	min		1 3K 7 5 = - \	nCK
Internal write to read command delay	tWTR	min		CK, 7.5ns)	-
Internal read to precharge command delay	tRTP	min		CK, 7.5ns)	-
Exit reset from CKE high to a valid command	tXPR	min	•	FC(min)+10ns)	-
DLL locking time	tDLLK	min	5	12	nCK





		. ,	Data	Rate	Unit
Parameter	Symbol	min/max	1866	2133	MT/s
Max. Frequency			933	1066	MHz
D	Q input Para	meters			
DQ and DM input hold time	tDH(base)		70	55	
(VIH/VIL (DC100) levels; SR=2V/ns)	DC100	min	70	55	ps
DQ and DM input hold time	tDS(base)	min	-	_	ps
(VIH/VIL (AC150) levels)	AC150				ρs
DQ and DM input hold time	tDS(base)	min	68	53	ps
(VIH/VIL (AC135) levels; SR=2V/ns)	AC135			33	p3
DQ and DM input pulsen width for each	tDIPW	min	320	280	ps
D(	Q output Para	meters			
DQS, /DQS to DQ skew, per group, per access	tDQSQ	max	85	75	ps
DQ output hold time from DQS, /DQS	tQH	min	0.	38	tCK(avg)
DQ high-impedance time	tHZ(DQ)	max	195	180	ps
		min	-390	-360	ps
DQ low-impedance time	tLZ(DQ)	max	195	180	ps
DQs	trobe input P	arameters		1	
DQS latching rising transitions to		min	-0.27	-0.27	tCK(avg)
associated clock edge	tDQSS	max	0.27	0.27	tCK(avg)
		min	0.	45	tCK(avg)
DQS input high pulse width	tDQSH	max	0.	.55	tCK(avg)
		min	0.	45	tCK(avg)
DQS input low pulse width	tDQSL	max		.55	tCK(avg)
DQS falling edge hold time from rising CK	tDSH	min	0.18	0.18	tCK(a vg)
DQS falling edge setup time from rising CK	tDSS	min	0.18	0.18	tCK(avg)
Write preamble	tWPRE	min		0.9	tCK(avg)
Write postamble	tWPST	min		1.3	tCK(avg)
	robe output F				renta vg/
DQS, /DQS rising edge output access time		min	-195	-180	ns
from rising CK, /CK	tDQSCK		195	180	ps
DQS output high time	tQSH	max			ps +CV(2)/g)
DQS output low time		min	0.4		tCK(avg)
·	tQSL	min		4 T	tCK(avg)
DQS, /DQS high-impedance time (RL + BL/2 reference)	tHZ(DQS)	max	195	180	ps
DQS, /DQS high-impedance time	tLZ(DQS)	min	-390	-360	ps
(RL + BL/2 reference)	ιιζ(υζίδ)	max	195	180	ps
Read preamble	tRPRE	min	0	.9	tCK(avg)
Read postamble	tRPST	min	C	0.3	tCK(avg)



		. ,	Data	n Rate	Unit
Parameter	Symbol	min/max	1333	1600	MT/s
Max. Frequency			667	800	MHz
D	Q input Paraı	meters			
DQ and DM input hold time	tDH(base)	min	65	45	nc
(VIH/VIL (DC100) levels; SR=1V/ns)	DC100	min		45	ps
DQ and DM input hold time	tDS(base)	min	30	10	ps
(VIH/VIL (AC150) levels; SR=1V/ns)	AC150			10	P3
DQ and DM input hold time	tDS(base)	min	60	40	ps
(VIH/VIL (AC135) levels; SR=1V/ns)	AC135				
DQ and DM input pulsen width for each	tDIPW	min	400	360	ps
DO	Q output Para	meters			
DQS, /DQS to DQ skew, per group, per access	tDQSQ	max	125	100	ps
DQ output hold time from DQS, /DQS	tQH	min	0	.38	tCK(avg)
DQ high-impedance time	tHZ(DQ)	max	250	225	ps
DQ low-impedance time	tLZ(DQ)	min	-500	-450	ps
DQ Tow-Impedance time	ttz(DQ)	max	250	225	ps
DQ st	trobe input P	arameters			
DQS latching rising transitions to	+DOCC	min	-0.25	-0.27	tCK(avg)
associated clock edge	tDQSS	max	0.25	0.27	tCK(avg)
DOS in and high mules width	+D-0C11	min	0	.45	tCK(avg)
DQS input high pulse width	tDQSH	max	0	.55	tCK(avg)
		min	0	.45	tCK(avg)
DQS input low pulse width	tDQSL	max	0	.55	tCK(avg)
DQS falling edge hold time from rising CK	tDSH	min	0.2	0.18	tCK(avg)
DQS falling edge setup time from rising CK	tDSS	min	0.2	0.18	tCK(avg)
Write preamble	tWPRE	min	(	).9	tCK(avg)
Write postamble	tWPST	min	(	).3	tCK(avg)
DQ sti	robe output F	arameters			
DQS, /DQS rising edge output access time		min	-255	-225	ps
from rising CK, /CK	tDQSCK	max	255	225	ps
DQS output high time	tQSH	min	(	).4	tCK(avg)
DQS output low time	tQSL	min	0.4		tCK(avg)
DQS, /DQS high-impedance time			255		
(RL + BL/2 reference)	tHZ(DQS)	max	250	225	ps
DQS, /DQS high-impedance time	+1.7/D.O.C.)	min	-500	-450	ps
(RL + BL/2 reference)	tLZ(DQS)	max	250	225	ps
Read preamble	tRPRE	min	(	).9	tCK(avg)
Read postamble	tRPST	min	(	).3	tCK(avg)



# Doc. No. DSA3T2GF340CBFF.06 A3T2GF30CBF/A3T2GF40CBF 2Gb DDR3/DDR3L SDRAM

ZGD DDR3/DDR3L SDRAF								
Parameter	Symbol	min/max	Data	Rate	Unit			
ruiumetei	Syllibol	IIIIIIJIIIUX	1866	2133	MT/s			
Max. Frequency			933	1066	MHz			
Powe	r-down Entry	Parameters	5					
Timing of ACT command to power-down	tACTPDEN	min	1	2	nCK			
Timing of Precharge/Precharge ALL command			_	_				
to power-down entry	tPRPDEN	min	1	2	nCK			
Timing of Read/Read with auto-precharge	+DDDDEN	:	RL+	4 . 1	CV			
command to power-down entry	tRDPDEN	min	KL T	4 +1	nCK			
Timing of Write command to power-down		min	WL + 4 + tW	/R /+CK( a.vg)	n CV			
entry	tWRPDEN	min	VV L + 4 + (V)	rny ten(a vg)	nCK			
Timing of Write command to power-down	CVICEDLIN	min	WL + 2 + tWR/tCK(avg)		nCK			
entry		111111			IICK			
Timing of Write with auto-precharge								
command to power-down entry (BL8OTF,		min	WL + 4 + WR + 1		nCK			
BL8MRS, BC4OTF)	tWRAPDEN							
Timing of Write with auto-precharge		min	WL + 2 + WR + 1		nCK			
command to power-down entry (BC4MRS)		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	WL + Z + WR + 1		HCK			
Timing of REF command to power-down	tREFPDEN	min	1	2	nCK			
Timing of MRS command to power-down	tMRSPDEN	min	tMOD	(min)	-			
Exit precharge power-down with DLL frozen	+VDD11	i	may/10n	CK, 24ns)				
to command requiring a locked DLL	tXPDLL	min	IIIaX(10II	CK, 24115)	-			
Exit power-down with DLL on to any valid								
command; Exit precharge power-down with	tXP	min	max(3n	CK, 6ns)	_			
DLL frozen to commands not requiring a	LAP	'''''	liid X(Sii	Cit, 0113)	-			
Icoked DLL								
CKE minimum pulse width	tCKE	min	max(3nCK, 5ns)	max(3nCK 5ns)	_			
(high and low pulse width)	TONE	,,,,,,						
Power-down entry to exit timing	tPD	min	tCKE(	•	-			
		max	9 x t	REFI	-			
Command pass disable delay	tCPDED	min	2	2	nCK			
ODT to power-down entry/exit latency	tANPD	min	WL	1	-			
F	Refresh Paran	neters						
Auto-refresh to Active/auto-refresh	tRFC	min	16	50	ns			
Average periodic refresh interval (TC $\leqq$	+D.E.E.I		7.	.8	μs			
Average periodic refresh interval (TC >	tREFI	max	3.	.9	μs			
Minimum CKE low width for self-refresh			101/5/	) . 4 . O/				
entry to exit timing	tCKESR	min	tCKE(mir	n) + 1nCK	-			
Valid clock requirement after sele-refresh	+0//05		77 77 57 67 40 mg)					
entry or power-down entry	tCKSRE	min	max(5nCK, 10ns)					
Valid clock requirement before self-refresh	+CVC DV		max(5nCK, 10ns)					
exit or power-down exit	tCKSRX	min	max(5h)	_K, 10115)				
Exit self-refresh to commands not requiring	+VC	min	may/5nCV +DE	C(min) + 10ns)				
a locked DLL	tXS	min	ווום אן שווכת, נגד	Q11111) + 10115)	-			
Exit self-refresh to commands requiring a	tXSDLL	min	tDLLK	(min)	nCK			
locked DLL	INJULL	111111	, CELIN	\····/	IICK			



	6 1 1	. ,	Data	ı Rate	Unit	
Parameter	Symbol	min/max	1333	1600	MT/s	
Max. Frequency			667	800	MHz	
	r-down Entry I	Parameters				
Timing of ACT command to power-down	tACTPDEN	min		1	nCK	
Timing of Precharge/Precharge ALL command				_		
to power-down entry	tPRPDEN	min		1	nCK	
Timing of Read/Read with auto-precharge				. 4 . 4	011	
command to power-down entry	tRDPDEN	min	KL ·	+4 +1	nCK	
Timing of Write command to power-down			\A/I + /I + +\	ND /+CV/ava)	» CV	
entry	tWRPDEN	min	VV L + 4 + (\	VR/tCK(avg)	nCK	
Timing of Write command to power-down	LWKPDEN	min	\ <b>\</b> /  ± 2 ± +\	VR/tCK(avg)	» CV	
entry		min	VV L + Z + (\)	VIVICK(a vg)	nCK	
Timing of Write with auto-precharge						
command to power-down entry (BL8OTF,		min	WL + 4	nCK		
BL8MRS, BC4OTF)	tWRAPDEN					
Timing of Write with auto-precharge		min	WL + 2 + WR + 1		nCK	
command to power-down entry (BC4MRS)					TICK	
Timing of REF command to power-down	tREFPDEN	min		1		
Timing of MRS command to power-down	tMRSPDEN	min	tMOI	O(min)	-	
Exit precharge power-down with DLL frozen	tXPDLL	min	may(10r	nCK, 24ns)	-	
to command requiring a locked DLL	INFULL	111111	IIIax(10I	TCK, 24113 J	,	
Exit power-down with DLL on to any valid						
command; Exit precharge power-down with	tXP	min	max(3r	nCK, 6ns)	_	
DLL frozen to commands not requiring a	Ott		max(s)	1019 0110 /		
Icoked DLL						
CKE minimum pulse width	tCKE	min	max(3nCK,	max(3nCK, 5ns)	-	
(high and low pulse width)			5.625ns)			
Power-down entry to exit timing	tPD	min		(min)	-	
		max	9 x	tREFI	-	
Command pass disable delay	tCPDED	min		1	nCK	
ODT to power-down entry/exit latency	tANPD	min	W	L - 1	nCK	
	Refresh Paran	neters				
Auto-refresh to Active/auto-refresh	tRFC	min	1	60	ns	
Average periodic refresh interval (TC $\leqq$	tREFI	max	7	7.8	μs	
Average periodic refresh interval (TC $>$	CIVELLI	max	(3)	3.9	μs	
Minimum CKE low width for self-refresh	+CVECD	min	tCKE/mi	n) + 1nCK		
entry to exit timing	tCKESR	111111	tCKE(min) + 1nCK		-	
Valid clock requirement after sele-refresh	tCKSRE	min	max(5nCK, 10ns)		_	
entry or power-down entry	TCKSKE	111111	11107(311			
Valid clock requirement before self-refresh	tCKSRX	min	max(5n	_		
exit or power-down exit				- ,,		
Exit self-refresh to commands not requiring	tXS	min	max(5nCK, tRI	-C(min) + 10ns)	-	
a locked DLL						
Exit self-refresh to commands requiring a	tXSDLL	min	tDLLI	K(min)	nCK	
locked DLL						



2	Committee !	major (m	Data	Rate	Unit
Parameter	Symbol	min/max	1866	2133	MT/s
Max. Frequency			933	1066	MHz
OD	T Timing Para	meters			•
DTT turn or	+4.01	min	-195	-180	ps
RTT turn-on	tAON	max	195	180	ps
Asynchronous RTT turn-on delay		min		2	ns
(Power-down with DLL frozen)	tAONPD	max	8.	.5	ns
RTT_Nom and RTT_WR turn-off		min	0.	.3	tCK(avg)
Time from ODTLoff reference	tAOF	max	0.7		tCK(avg)
Asynchronous RTT turn-off delay		min		2	ns
(Power-down with DLL frozen)	tAOFPD	max	8	.5	ns
ODT turn-on latency	ODTon	-	WL - 2		nCK
ODT turn-off latency	ODToff	-	WL	2	nCK
ODT latency for changing from RTT_Nom to	ODTLcnw	-	WL	2	nCK
ODT latency for changing from RTT_WR to RTT_Nom(BC4)	ODTLcnw4	-	4 + 0[	OTLoff	nCK
ODT latency for changing from RTT_WR to RTT_Nom(BL8)	ODTLcnw8	-	6 + ODTLoff		nCK
Minimum ODT high time after ODT asseretion or agter Write (BL4)	ODTH4	min	4		nCK
Minimum ODT high time after Write (BL8)	ODTH8	min	(	6	nCK
		min	0.	.3	tCK(avg)
RTT change skew	tADC	max	0.	.7	tCK(avg)
Calibra	ation Timing	Parameters	s		
Power-up and rest calibration time	tZQinit	min	max(512n	CK, 640ns)	-
Normal operation full calibratio time	tZQoper	min	max(256n	CK, 320ns)	-
Normal operation short calibratio time	tZQCS	min	max(64n	CK, 80ns)	-
	veling Timing	g Paramete	ers		•
First DQS pulse rising edge after write leveling mode is programmed	tWLMRD	min		0	nCK
DQS, /DQS delay after write leveling mode is programmed	tWLDQSEN	min	2	25	nCK
Write leveling setup time from rising CK, /CK crossing to rising DQS, /DQS crossing	tWLS	min	140	125	ps
Write leveling setup time from rising DQS, /DQS crossing to rising CK, /CK crossing	tWLH	min	140	125	ps
		min	0		ns
write leveling output delay	tWLO	max		.5	ns
		min		)	ns
Write leveling output error	tWLOE	max		2	ns
		IIIdX	•	۷.	1 115



		. ,	Data	Rate	Unit
Parameter	Symbol	min/max	1333	1600	MT/s
Max. Frequency			667	800	MHz
OD	T Timing Para	meters			
DTT turn on	+A ON	min	-250	-225	ps
RTT turn-on	tAON	max	250	225	ps
Asynchronous RTT turn-on delay	LACAIDD	min		2	ns
(Power-down with DLL frozen)	tAONPD	max	8	.5	ns
RTT_Nom and RTT_WR turn-off		min	0	.3	tCK(avg)
Time from ODTLoff reference	tAOF	max	0.7		tCK(avg)
Asynchronous RTT turn-off delay		min	2		ns
(Power-down with DLL frozen)	tAOFPD	max	8.5		ns
ODT turn-on latency	ODTLon	-	WL - 2		n CK
ODT turn-off latency	ODTLoff	-	WI	2	n CK
ODT latency for changing from RTT_Nom to					
RTT WR	ODTLcnw	-	WL	2	n CK
ODT latency for changing from RTT_WR to	ODTI4		4 + 01	OTL off	CI/
RTT_Nom(BC4)	ODTLcnw4	-	4 + 01	OTLoff	n CK
ODT latency for changing from RTT_WR to	ODTLcnw8	_	6 + OI	OTLoff	n CK
RTT_Nom(BL8)	ODTECTIVO				ITCK
Minimum ODT high time after ODT	ODTH4	min		4	n CK
asseretion or agter Write (BL4)					
Minimum ODT high time after Write (BL8)	ODTH8	min		5	nCK
RTT change skew	tADC	min		.3	tCK(avg)
-		max		.7	tCK(avg)
	ation Timing	Parameters			
Power-up and rest calibration time	tZQinit	min	•	CK, 640ns)	-
Normal operation full calibratio time	tZQoper	min		CK, 320ns)	-
Normal operation short calibratio time	tZQCS	min	max(64n	CK, 80ns)	-
Write le	veling Timing	Paramete	rs		
First DQS pulse rising edge after write	tWLMRD	min	4	.0	n CK
leveling mode is programmed	CVV EIVIND	111111			THER
DQS, /DQS delay after write leveling mode	tWLDQSEN	min	2	.5	n CK
is programmed					
Write leveling setup time from rising CK, /CK	tWLS	min	195	165	ps
crossing to rising DQS, /DQS crossing Write leveling setup time from rising DQS,					
/DQS crossing to rising CK, /CK crossing	tWLH	min	195	165	ps
		min		0	ns
write leveling output delay	tWLO	max	9	7.5	ns
		min		)	ns
Write leveling output error	tWLOE			2	
		max		_	ns



# Doc. No. DSA3T2GF340CBFF.06 A3T2GF30CBF/A3T2GF40CBF 2Gb DDR3/DDR3L SDRAM

				Data Rate Un					
Parameter	Symbol	min/max	1333	1600	1866	2133	MT/s		
Max. Frequency			667	800	933	1066	MHz		
	Clock J	itter Specif	ication	•	•		•		
Clock Period Jitter		min	-80	-70	-60	-50	ps		
Clock Fellod Jittel	t <sub>JIT(per)</sub>	max	80	70	60	50	μs		
Maximum Clock Jitter between two	t <sub>JIT(cc)</sub>	max	160	140	120	100	ps		
Duty cycle Jitter (with allowed jitter)	t <sub>літ</sub> (duty)	min		-			ns		
Duty cycle sitter (with allowed sitter)	tji†(uuty)	max		-			ps		
Cumulative error across 2 cycles	t <sub>ERR</sub> (2per)	min	-118	-103	-88	-74	ps		
cumurative error across 2 cycles	CERR(ZPC1)	max	118	103	88	74	рз		
Cumulative error across 3 cycles	t <sub>ERR</sub> (3per)	min	-140	-122	-105	-87	ps		
	terr(Sper)	max	140	122	105	87			
Cumulative error across 4 cycles	t <sub>ERR</sub> (4per)	min	-155	-136	-117	-97	ps		
cumurative error across 4 cycles		max	155	136	117	97			
Cumulative error seres E eules	t <sub>ERR</sub> (5per)	min	-168	-147	-126	-105	ns		
Cumulative error across 5 cycles		max	168	147	126	105	ps		
Cumulative error across 6 cycles	t <sub>ERR</sub> (6per)	min	-177	-155	-133	-111	ps		
cumurative error across o cycles		max	177	155	133	111			
Cumulative error across 7 cycles	t <sub>ERR</sub> (7per)	min	-186	-163	-139	-116	ps		
cumurative error across 7 cycles	terr(7per)	max	186	163	139	116			
Cumulative error across 8 cycles	t <sub>ERR</sub> (8per)	min	-193	-169	-145	-121	ps		
cumurative error across 8 cycles	terr(oper)	max	193	169	145	121	μs		
Cumulative error across 9 cycles	t <sub>ERR</sub> (9per)	min	-200	-175	-150	-125	nc		
cumurative error across 3 cycles	terr(3pei)	max	200	175	150	125	ps		
Cumulative error across 10 cycles	t <sub>ERR</sub> (10per)	min	-205	-180	-154	-128	ns		
cumurative error across to cycles	terr(10per)	max	205	180	154	128	ps		
Cumulative error across 11 cycles	t <sub>ERR</sub> (11per)	min	-210	-184	-158	-132	ps		
cumulative citor across 11 cycles	(ERR(TIPET)	max	210	184	158	132	μs		
Cumulative error across 12 cycles	t <sub>ERR</sub> (12per)	min	-215	-188	-161	-134	ps		
cumulative citor across 12 cycles	LEKK(12PCI)	max	215	188	161	134	μs		
Cumulative error across n = 13, 14 49, 50	t <sub>ERR</sub> (nper)	min	t <sub>ERR</sub> (nper)	)min. = (1 + 0.	68ln(n)) x t <sub>JIT</sub>	(per)min.	- ps		
cycles	CERK(IIPCI)	max	t <sub>ERR</sub> (nper)	max. = (1 + 0.	68ln(n)) x t <sub>JIT</sub>	(per)max.			

[Refer to section 13 in JEDEC Standard No. JESD79-3F]




# 4.28 AC Characteristics (TC = 25°C, VDD, VDDQ = 1.35V)

				Unit			
Parameter	Symbol	min/max	1333	MT/s			
Max. Frequency			667	800	933	1066	MHz
	Timing						
A	+CV()	min	1500	1250	1070	938	ps
Average clock period	tCK(avg)	max		33	333		ps
Minimum clock cycle time	tCK(DLL-off)	min			8		ns
	. (11/	min		. 61//			
Average High pulse width	tCH(avg)	max		0.	53		tCK(avg)
	/	min		0.	47		
Average Low pulse width	tCL(avg)	max		0.	53		tCK(avg)
		min	to	k(avg)min	+ t <sub>лт</sub> (per)m	nin	ns
Absolute clock period	tCK(abs)	max			+ t <sub>JIT</sub> (per)m		ns
Absolute High clock pulse width	tCH(abs)	min			43		tCK(avg)
Absolute Low clock pulse width	tCL(abs)	min			43		tCK(avg)
·	and and Addre		arameters				ten(avg)
Active to read/write	tRCD	min			bins table		ns
Precharge command period	tRP	min					ns
Active to active/auto-refresh	tRC	min	see speed bins table see speed bins table				
Active to active/auto-refresh	the			ns			
Active to precharge	tRAS	min		ns			
Control and Address in a thought a sideh for a sale		max	see speed bins table		ı	ns	
Control and Address input pulse width for each	tIPW	min	620	560	535	470	ps
input Active bank A to Active bank B (x8)	tRRD (x8)	min	max(4nCK, 6ns) max(4nCK, 5ns)		CK, 5ns)	-	
Active bank A to Active bank B (x16)	tRRD (x16)	min	max(4nCK, 7.5ns) max(4nCK, 6ns)		CK, 6ns)	-	
Four active window (x8)	tFAW (x8)	min	30	30	27	25	ns
Four active window (x16)	tFAW (x16)	min	45	40	35	35	ns
Address and control input hold time	tIH(base)						
(VIH/VIL (DC90) levels: SR=1V/ns)	DC90	min	150	130	110	105	ps
Address and control input setip time	tIS(base)	min	80	60	_		nc
(VIH/VIL (AC160) levels: SR=1V/ns)	AC160	111111	80	00			ps
Address and control input setip time	tIS(base)	min	205	185	65	60	ps
(VIH/VIL (AC135) levels; SR=1V/ns)	AC135						'
Address and control input setip time	tIS(base)	min	-	-	150	135	ps
(VIH/VIL (AC125) levels: SR=1V/ns) /CAS to /CAS command delay	AC125 tCCD	min	min 4			nCK	
Mode register set command cycle time	tMRD	min			4		nCK
Mode register set command cycle time	tMOD	min			CK, 15ns)		TICK
-					L5		nc
Write recovery time	tWR	min	1.			-11	ns
Auto precharge write recovery + precharge time	tDAL	min	WR + RU (tRP/tCK(avg))		11	nCK	
Multi-Purpose register Recovery time	tMPRR	min			T 7 5 1		nCK
Internal write to read command delay	tWTR	min			CK, 7.5ns)		-
Internal read to precharge command delay	tRTP	min			CK, 7.5ns)		-
Exit reset from CKE high to a valid command	tXPR	min	ma	•	FC(min)+1	-	
DLL locking time	tDLLK	min		5	12		nCK





					Unit		
Parameter	Symbol	min/max	1333	1600	1600 1866		MT/s
Max. Frequency			667	800	933	1066	MHz
	DQinp	ut Parame	te rs				
DO and DM input hold time	tDH(base)						
DQ and DM input hold time (VIH/VIL (DC90) levels)	D C90	min	75	55	-	-	ps
(VIII) VIE (Deso) le veis)	SR=1V/ns						
DQ and DM input hold time	tDH(base)						
(VIH/VIL (DC90) levels)	DC90	min	-	-	75	60	ps
	SR=2V/ns						
DQ and DM input hold time	tDS(base) AC135	min	45	25			nc
(VIH/VIL (AC135) levels)	SR=1V/ns	111111	43	25	_	-	ps
	tDS(base)						
DQ and DM input hold time	AC130	min	-	-	70	55	ps
(VIH/VIL (AC130) levels)	SR=2V/ns						
DQ and DM input pulsen width for each	tDIPW	min	400	360	320	280	ps
	DQ outp	ut Parame	ters	•	•	•	
DQS, /DQS to DQ skew, per group, per access	tDQSQ	max	125	100	85	75	ps
DQ output hold time from DQS, /DQS	tQH	min		0.	38		tCK(a vg)
DQ high-impedance time	tHZ(DQ)	max	250	225	195	180	ps
		min	-500	-450	-390	-360	ps
DQ low-impedance time	tLZ(DQ)	max	250	225	195	180	ps
	DQ strobe	input Para	meters				
DQS latching rising transitions to	1D OCC	min	-0.25		-0.27		tCK(a vg)
associated clock edge	tDQSS	max	0.25		tCK(a vg)		
DOS to a likely of the state	ID OCH	min		tCK(a vg)			
DQS input high pulse width	tDQSH	max		tCK(a vg)			
		min			tCK(a vg)		
DQS input low pulse width	tDQSL	max			tCK(a vg)		
DQS falling edge hold time from rising CK	tDSH	min	0.2		0.18		tCK(a vg)
DQS falling edge setup time from rising CK	tDSS	min	0.2		0.18		tCK(a vg)
Write preamble	tWPRE	min		0	.9		tCK(a vg)
Write postamble	tWPST	min		0	.3		tCK(a vg)
·	DQ strobe o	output Para	meters				
DQS, /DQS rising edge output access time	+DOCC1	min	-255	-225	-195	-180	ps
from rising CK, /CK	tDQSCK	max	255	225	195	180	ps
DQS output high time	tQSH	min		0	.4		tCK(avg)
DQS output low time	tQSL	min		0	.4		tCK(avg)
DQS, /DQS high-impedance time	tHZ(DQS)	may	250	225	105	100	nc
(RL + BL/2 reference)	ιπε(υψა)	max	250	225	195	180	ps
DQS, /DQS high-impedance time	tLZ(DQS)	min	-500	-450	-390	-360	ps
(RL + BL/2 reference)	122(15 0(3)	max	250	225	195	180	ps
Read preamble	tRPRE	min		0	.9		tCK(a vg)
Read postamble	tRPST	min		0	.3		tCK(avg)





0	Davamator Sumbol w				Data Rate				
Parameter	Symbol	min/max	1333	1600	1866	2133	MT/s		
Max. Frequency			667	800	933	1066	MHz		
Power-down Entry Parameters									
Timing of ACT command to power-down	tACTPDEN	min		1		2	nCK		
Timing of Precharge/Precharge ALL command		_							
to power-down entry	tPRPDEN	min		1		2	nCK		
Timing of Read/Read with auto-precharge	+DDDDEN			DI i	-4 +1	•	CV		
command to power-down entry	tRDPDEN	min		NL 7	4 11		nCK		
Timing of Write command to power-down		min		WI + 4 + tV	/R/tCK(avg)		nCK		
entry	tWRPDEN			***************************************	vity tentavsy		TICK		
Timing of Write command to power-down	***************************************	min		WL + 2 + tV	/R/tCK(avg)		nCK		
entry					, == (= 0,		1		
Timing of Write with auto-precharge									
command to power-down entry (BL8OTF,	+\A\D A DD EN	min		WL + 4 -	+ WR + 1		nCK		
BL8MRS, BC4OTF)	tWRAPDEN								
Timing of Write with auto-precharge		min	WL + 2 + WR + 1				nCK		
command to power-down entry (BC4MRS) Timing of REF command to power-down	+DEEDDEN			1		1 2	CI/		
	tREFPDEN	min		1 2 tMOD(min)			nCK		
Timing of MRS command to power-down	tMRSPDEN	min			-				
Exit precharge power-down with DLL frozen	tXPDLL	min			-				
to command requiring a locked DLL									
Exit power-down with DLL on to any valid command; Exit precharge power-down with									
DLL frozen to commands not requiring a	tXP	min			-				
Icoked DLL									
CKE minimum pulse width			max(3nCK,						
(high and low pulse width)	tCKE	min	5.625ns)	m	na x(3nCK, 5n	s)	-		
		min		tCKE	min)		-		
Power-down entry to exit timing	tPD	max			REFI		-		
Command pass disable delay	tCPDED	min	1 2			2	nCK		
ODT to power-down entry/exit latency	tANPD	min		WI	- 1		-		
		h Paramet	ers						
Auto-refresh to Active/auto-refresh	tRFC	min		10	 50		ns		
Average periodic refresh interval (TC ≦	titie				.8		μs		
Average periodic refresh interval (TC >	tREFI	max			· ·				
Minimum CKE low width for self-refresh					.9		μs		
entry to exit timing	tCKESR	min	tCKE(min) + 1nCK			-			
Valid clock requirement after sele-refresh			-						
entry or power-down entry	tCKSRE	min	max(5nCK, 10ns)				-		
Valid clock requirement before self-refresh		_							
exit or power-down exit	tCKSRX	min	max(5nCK, 10ns)				-		
Exit self-refresh to commands not requiring	1)/C		max(5nCK, tRFC(min) + 10ns)						
a locked DLL	tXS	min	ma 	ax(SIICK, TRF	(min) + 10r	15)	-		
Exit self-refresh to commands requiring a	tXSDLL	min		+0114	(min)		nCK		
locked DLL	INSULL	111111	tDLLK(min)				IICK		



# Doc. No. DSA3T2GF340CBFF.06 A3T2GF30CBF/A3T2GF40CBF 2Gb DDR3/DDR3L SDRAM

		. ,			Unit				
Parameter	Symbol	min/max	1333	1600	1866	2133	MT/s		
Max. Frequency			667	800	933	1066	MHz		
		ODT Tim	ing Parameters						
DIT home on	+401	min	-250	-225	-195	-180	ps		
RTT turn-on	tAON	max	250	225	195	180	ps		
Asynchronous RTT turn-on delay	LACAIDD	min			2		ns		
(Power-down with DLL frozen)	tAONPD	max		8	.5		ns		
RTT_Nom and RTT_WR turn-off		min		0	.3		tCK(avg)		
Time from ODTLoff reference	tAOF	max		0	.7		tCK(avg)		
Asynchronous RTT turn-off delay		min			2		ns		
(Power-down with DLL frozen)	tAOFPD	max		8	.5		ns		
ODT turn-on latency	ODTLon	-		WI	2		nCK		
ODT turn-off latency	ODTLoff	-		WI	2		nCK		
ODT latency for changing from RTT_Nom to					_				
RTT WR	ODTLcnw	-		WI	2		nCK		
ODT latency for changing from RTT_WR to	ODTLcnw4	_		nCK					
RTT Nom(BC4)	ODTLCTW4	_			TICK				
ODT latency for changing from RTT_WR to	ODTLcnw8	-	6 + ODTLoff						
RTT Nom(BL8) Minimum ODT high time after ODT asseretion or									
agter Write (BL4)	ODTH4	min			nCK				
Minimum ODT high time after Write (BL8)	ODTH8	min	6						
	021110	min 0.3					nCK tCK(avg)		
RTT change skew	tADC	max		tCK(avg)					
	(	Calibration Timing Parameters							
Power-up and rest calibration time	tZQinit	min			CK, 640ns)		Τ.		
Normal operation full calibratio time	tZQoper	min		•	CK, 320ns)		_		
Normal operation short calibratio time	tZQCS	min		•	CK, 80ns)		_		
Normal operation short campitatio time	-		g Timing Paramete	`	ier, cons <sub>j</sub>				
First DQS pulse rising edge after write leveling		The leveling	, minig raramete				T		
mode is programmed	tWLMRD	min	nin 40				nCK		
DQS, /DQS delay after write leveling mode is	+WI DOCEN			_	25		CV		
programmed	tWLDQSEN	min					nCK		
Write leveling setup time from rising CK, /CK	tWLS	min	195	165	140	125	ps		
crossing to rising DOS. /DOS crossing	(1125		133	103	110	123	P3		
Write leveling setup time from rising DQS, /DQS	tWLH	min	195	165	140	125	ps		
crossing to rising CK. /CK crossing		min			<u> </u>	<u> </u>	ns		
write leveling output delay	tWLO	max	9 7.5				ns		
		min	3	<u> </u>			ns		
Write leveling output error	tWLOE		0						
		max	2						




		. ,	Data Rate					
Parameter	Symbol	min/max	1333	1600	1866	2133	MT/s	
Max. Frequency			667	800	933	1066	MHz	
	Clock Ji	itter Specif	ication					
Clock Period Jitter	+	min	-80	-70	-60	-50	ns	
Clock Period Jitter	t <sub>JIT(per)</sub>	max	80	70	60	50	ps	
Maximum Clock Jitter between two	t <sub>JIT(cc)</sub>	max	160	140	120	100	ps	
Duty cycle Jitter (with allowed jitter)	t <sub>лт</sub> (duty)	min		-			nc	
buty cycle sitter (with allowed sitter)	tjiff(duty)	max		-			ps	
Cumulative error across 2 cycles	t <sub>ERR</sub> (2per)	min	-118	-103	-88	-74	ps	
Cumurative endi acioss 2 cycles	terr(zpei)	max	118	103	88	74	μs	
Cumulative error across 3 cycles	t <sub>ERR</sub> (3per)	min	-140	-122	-105	-87	l nc	
Cumurative error across 3 cycles	terr(Spei)	max	140	122	105	87	ps	
Cumulative error across 4 cycles	+ (4nor)	min	-155	-136	-117	-97	ps	
Cumurative error across 4 cycles	t <sub>ERR</sub> (4per)	max	155	136	117	97		
Consulation and a second Familia	t <sub>ERR</sub> (5per)	min	-168	-147	-126	-105		
Cumulative error across 5 cycles		max	168	147	126	105	ps	
Cumulative error across 6 cycles	t <sub>ERR</sub> (6per)	min	-177	-155	-133	-111	ps	
Cumurative error across o cycles		max	177	155	133	111	μs	
Cumulative error serves 7 avelos	+ (7nor)	min	-186	-163	-139	-116		
Cumulative error across 7 cycles	t <sub>ERR</sub> (7per)	max	186	163	139	116	ps	
Cumulative error across 9 evelos	+ (0000)	min	-193	-169	-145	-121		
Cumulative error across 8 cycles	t <sub>ERR</sub> (8per)	max	193	169	145	121	ps	
Cumulative error across 0 evelos	t(0n or)	min	-200	-175	-150	-125		
Cumulative error across 9 cycles	t <sub>ERR</sub> (9per)	max	200	175	150	125	ps	
Currente time arrange areas 10 and as	+ (100000)	min	-205	-180	-154	-128		
Cumulative error across 10 cycles	t <sub>ERR</sub> (10per)	max	205	180	154	128	ps	
Cumulative error across 11 cycles	t <sub>ERR</sub> (11per)	min	-210	-184	-158	-132	nc	
Cumurative error across 11 cycles	(III)	max	210	184	158	132	ps	
Cumulative error across 12 cycles	t <sub>ERR</sub> (12per)	min	-215	-188	-161	-134	nc	
Cumulative error across 12 cycles	terr(12per)	max	215	188	161	134	ps	
Cumulative error across n = 13, 14 49, 50	t <sub>ERR</sub> (nper)	min	t <sub>ERR</sub> (nper	)min. = (1 + 0.	68In(n)) x t <sub>лт</sub>	(per)min.	]	
cycles	(ERR(IIPET)	max	t <sub>ERR</sub> (nper	)max. = (1 + 0.	68In(n)) x t <sub>лг</sub>	(per)max.	ps	

[Refer to section 13 in JEDEC Standard No. JESD79-3F]



# 5. Block Diagram





## 6. Pin Function

#### CK, /CK (input pins)

CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK. Output (read) data is referenced to the crossings of CK and /CK (both directions of crossing).

## /CS (input pin)

All commands are masked when /CS is registered high. /CS provides for external rank selection on systems with multiple ranks. /CS is considered part of the command code.

# /RAS, /CAS, /WE (input pins)

/RAS, /CAS and /WE (along with /CS) define the command being entered.

#### A0 to A14 (input pins)

Provided the row address for active commands and the column address for read/write commands to select one location out of the memory array in the respective bank. (A10(AP) and A12(/BC) have additional functions, see below) The address inputs also provide the op-code during mode register set commands.

#### [Address Pins Table]

Configuration	Page Size	Address (A0 to A14)							
	Page Size	Row address	Column address						
x8	1KB	AX0 to AX14	AY0 to AY9						
x16	2KB	AX0 to AX13	AY0 to AY9						

## A10(AP) (input pin)

A10 is sampled during read/write commands to determine whether auto precharge should be performed to the accessed bank after the read/write operation. (high: auto precharge; low: no auto precharge) A10 is sampled during a precharge command to determine whether the precharge applies to one bank (A10 = low) or all banks (A10 = high). If only one bank is to be precharged, the bank is selected by bank addresses (BA).

#### A12(/BC) (input pin)


A12 is sampled during read and write commands to determine if burst chop (on-the-fly) will be performed. (A12 = high: no burst chop, A12 = low: burst chopped.) See command truth table for details.

## BA0 to BA2 (input pins)

BA0, BA1 and BA2 define to which bank an active, read, write or precharge command is being applied. BA0 and BA1 also determine which mode register (MR0 to MR3) is to be accessed during a MRS cycle.

Bank	BA2	BA1	BA0
Bank0	L	L	L
Bank1	L	L	Н
Bank2	L	Н	L
Bank3	L	Н	Н
Bank4	Н	L	L
Bank5	Н	L	Н
Bank6	Н	Н	L
Bank7	Н	Н	Н

Remark: H: VIH, L: VIL





## CKE (input pin)

CKE high activates, and CKE low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE low provides precharge power-down and self-refresh operation (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self-refresh exit. After VREF has become stable during the power-on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For properself-refreshentry and exit, VREF must be maintained to this input. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, /CK, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self-refresh.

## DM, DMU, DML (input pins)

DM is an input mask signal for write data. Input data is masked when DM is sampled high coincident with that input data during a write access. DM is sampled on both edges of DQS.

# DQ0 to DQ15 (input/output pins)

Bi-directional data bus.

#### DQS, /DQS, DQSU, /DQSU, DQSL, /DQSL (input/output pins)

Output with read data, input with write data. Edge-aligned with read data, center-aligned with write data. The data strobe DQS is paired with differential signal /DQS to provide differential pair signaling to the system during READs and WRITES.

#### /RESET (input pin)

/RESET is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDD (1.20V for DC high and 0.30V for DC low). It is negative active signal (active low) and is referred to GND. There is no termination required on this signal. It will be heavily loaded across multiple chips. /RESET is destructive to data contents.

## **ODT** (input pin)

ODT (registered high) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is applied to each DQ, DQSU, /DQSL, DQSL, /DQSL, DMU, and DML signal. The ODT pin will be ignored if the mode register (MR1) is programmed to disable ODT.

# ZQ (supply)

Reference pin for ZQ calibration.

# VDD, VSS, VDDQ, VSSQ (power supply pins)

VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supplypins for the output buffers.

#### VREFCA, VREFDQ (power supply pins)

Reference voltage



# 7. Command Operation


## 7.1 Command Truth Table

The DDR3 SDRAM recognizes the following commands specified by the /CS, /RAS, /CAS, /WE and address pins.

- ·	6 1 1	CI	KE	los	/D.A.C	1016	// // // // // // // // // // // // //	D 4 0 0	442//DC)	440(45)	10.111	
Function	Symbol	Previou	Current	/CS	/RAS	/CAS	/WE	BA0-2	A12(/BS)	A10(AP)	A0-A14	Note
Mode register set	MRS	Н	Н	L	L	L	L	BA		op-code		
Auto refresh	REF	Н	Н	L	L	L	Н	V	V	٧	٧	
Self refresh entry	SELF	Н	L	L	L	L	Н	V	V	٧	V	6, 8, 11
Self refresh exit	SELEX	L	Н	Н	Χ	Χ	Χ	Χ	Х	Х	Χ	6, 8, 7
Jen renesir exit	JLLLX	L	Н	L	Н	Н	Н	V	V	>	٧	11
Single bank precharge	PRE	Н	Н	L	L	Н	L	BA	V	Ш	٧	
Precharge all banks	PALL	Н	Н	L	L	Н	L	V	V	Н	٧	
Bank activate	ACT	Н	Н	L	L	Н	Н	BA		RA		12
Write(Fixed BL)	WRIT	Н	Н	L	Н	L	L	BA	V	Ш	CA	
Write(BC4, on the fly)	WRS4	Н	Н	L	Н	L	L	BA	L	Ш	CA	
Write(BL8, on the fly)	WRS8	Н	Н	L	Н	L	L	BA	Н	Ш	CA	
Write with auto precharge (Fixed BL)	WRITA	Н	Н	L	Н	L	L	ВА	V	Н	CA	
Write with auto precharge (BC4, on the fly)	WRAS4	Н	Н	L	Н	L	L	ВА	L	Н	CA	
Write with auto precharge (BL8, on the fly)	WRAS8	Н	Н	L	Н	L	L	ВА	Н	Н	CA	
Read(Fixed BL)	READ	Н	Н	L	Н	L	Н	BA	V	L	CA	
Read (BC4, on the fly)	RDS4	Н	Н	L	Н	L	Н	BA	L	L	CA	
Read (BL8, on the fly)	RDS8	Н	Н	L	Н	L	Н	BA	Н	L	CA	
Read with auto precharge (Fixed BL)	READA	Н	Н	L	Н	L	Н	ВА	V	Н	CA	
Read with auto precharge (BC4, on the fly)	RDAS4	Н	Н	L	Н	L	Н	ВА	L	Н	CA	
Read with auto precharge (BL8, on the fly)	RDAS8	Н	Н	L	Н	L	Н	ВА	Н	Н	CA	
No operation	NOP	Н	Н	L	Н	Н	Н	V	V	V	V	9
Device deselect	DESL	Н	Н	Н	Х	Х	Χ	Х	Х	Х	Χ	10
Power down mode entry	PDEN	Н	L	Н	Χ	Χ	Χ	Χ	Х	Χ	Χ	5, 11
- ower down mode entry	FUEIN	Н	L	L	Н	Н	Н	V	V	V	V	3, 11
Power down mode exit	PDEX	L	Н	Н	Χ	Χ	Χ	Х	Х	Χ	Χ	5, 11
	PDEX	L	Н	L	Н	Н	Н	V	V	V	V	5, 11
ZQ calibration long	ZQCL	Н	Н	L	Н	Н	L	Х	Х	Н	Χ	
ZQ calibration short	ZQCS	Н	Н	L	Н	Н	L	Χ	Х	L	Χ	

#### Remark:

- 1. H = VIH; L = VIL; V = VIH or VIL(defined logical level).
- 2. X = Don't care (defined or undefined, including floating around VREF) logical level.
- 3. BA = Bank Address. RA = Row Address. CA = Column Address. /BC = Bust Chop.





Notes:

- 1. All DDR3 commands are defined by states of /CS, /RAS, /CAS, /WE and CKE at the rising edge of the clock. The most significant bit (MSB) of BA, RA, and CA are device density and configuration dependent.
- 2. /RESET is an active low asynchronous signal that must be driven high during normal operation
- 3. Bank Addresses (BA) determines which bank is to be operated upon. For MRS, BA selects a mode register.
- 4. Burst READs or WRITEs cannot be terminated or interrupted and fixed/on the flyBL will be defined by MRS.
- 5. The power-down mode does not perform any refresh operations.
- The state of ODT does not affect the states described in this table. The ODT function is not available during self-refresh.
- 7. Self-refresh exit is asynchronous.
- 8. VREF (both VREFDQ and VREFCA) must be maintained during self-refresh operation. VREFDQ supply may be turned off and VREFDQ may take any value between VSS and VDD during self-refresh operation, provided that VREFDQ is valid and stable prior to CKE going back high and that first write operation or first write leveling activity may not occur earlier than 512 nCK after exit from self-refresh.
- 9. The No Operation command (NOP) should be used in cases when the DDR3 SDRAM is in an idle or a wait state. The purpose of the NOP command is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A NOP command will not terminate a previous operation that is still executing, such as a burst read or write cycle.
- 10. The DESL command performs the same function as a NOP command.
- 11. Refer to the CKE Truth Table for more detail with CKE transition.
- 12. No more than 4 banks may be activated in a rolling tFAW window. Converting to clocks is done by dividing tFAW (ns) by tCK (ns) and rounding up to next integer value. As an example of the rolling window, if (tFAW/tCK) rounds up to 10 clocks, and an activate command is issued in clock N, no more than three further activate commands may be issued in clock N+1 through N+9.

#### 7.2 No Operation Command [NOP]

The No Operation command (NOP) should be used in cases when the DDR3 SDRAM is in an idle or a wait state. The purpose of the NOP command is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A NOP commandwill not terminate a previous operation that is still executing, such as a burst read or write cycle.

The no operation (NOP) command is used to instruct the selected DDR3 SDRAM to perform a NOP (/CS low, /RAS, /CAS, /WE high). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

#### 7.3 Device Deselect Command [DESL]

The deselect function (/CS high) prevents new commands from being executed by the DDR3 SDRAM. The DDR3 SDRAM is effectively deselected. Operations already in progress are not affected.

# 7.4 Mode Register Set Command [MR0 to MR3]

The mode registers are loaded via rowaddress inputs. See mode register descriptions in the Programming the mode register section. The mode register set command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until tMRD is met.

# 7.5 Bank Activate Command [ACT]

This command is used to open (or activate) a row in a particular bank for a subsequent access. The values on the BA inputs select the bank, and the address provided on row address inputs selects the row. This row remains active (or open) for accesses until a precharge command is issued to that bank. A precharge command must be issued before opening a different row in the same bank.

Note: No more than 4 banks may be activated in a rolling tFAW window. Converting to clocks is done by dividing tFAW (ns) by tCK (ns) and rounding up to next integer value. As an example of the rolling window, if (tFAW/tCK) rounds up to 10 clocks, and an activate command is issued in clock N, no more than three further activate commands may be issued in clock N+1 through N+9.



#### 7.6 Read Command [READ, RDS4, RDS8, READA, RDAS4, RDAS8]

The read command is used to initiate a burst read access to an active row. The values on the BA inputs select the bank, and the address provided on column address inputs selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the read burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

#### 7.7 Write Command [WRIT, WRS4, WRS8, WRITA, WRAS4, WRAS8]

The write command is used to initiate a burst write access to an active row. The values on the BA inputs select the bank, and the address provided on column address inputs selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the write burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered low, the corresponding data will be written to memory; if the DM signal is registered high, the corresponding data inputs will be ignored, and a write will not be executed to that byte/column location.

#### 7.8 Precharge Command [PRE, PALL]

The precharge command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (tRP) after the precharge command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA select the bank. Otherwise BA are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any read or write commands being issued to that bank. A precharge command will be treated as a NOP if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging.

## 7.9 Auto precharge Command [READA, WRITA]

Before a new row in an active bank can be opened, the active bank must be precharged using either the precharge command or the auto precharge function. When a read or a write command is given to the DDR3 SDRAM, the /CAS timing accepts one extra address, column address A10, to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If A10 is low when the read or write command is issued, then normal read or write burst operation is executed and the bank remains active at the completion of the burst sequence. If A10 is high when the read or write command is issued, then the auto precharge function is engaged. During auto precharge, a read command will execute as normal with the exception that the active bank will begin to precharge on the rising edge which is (AL\* + tRTP) cycles later from the read with auto precharge command.

Auto precharge can also be implemented during write commands. The precharge operation engaged by the Auto precharge command will not begin until the last data of the burst write sequence is properly stored in the memory array.

This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon /CAS latency) thus improving system performance for random data access. The tRAS lockout circuit internally delays the Precharge operation until the array restore operation has been completed so that the auto precharge command may be issued with any read or write command.

Note: AL (Additive Latency), refer to Posted /CAS description in the Register Definition section.

#### 7.10 Auto-Refresh Command [REF]

Auto-refresh is used during normal operation of the DDR3 SDRAM and is analogous to /CAS-before-/RAS (CBR) refresh in FPM/EDO DRAM. This command is nonpersistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during an auto-refresh command.

A maximum of eight auto-refresh commands can be posted to any given DDR3, meaning that the maximum absolute interval between any auto-refresh command and the next auto-refresh command is 9 x tREFI. This maximum absolute interval is to allow DDR3 output drivers and internal terminators to automatically recalibrate compensating for voltage and temperature changes.

#### 7.11 Self-Refresh Command [SELF]

The self-refresh command can be used to retain data in the DDR3, even if the rest of the system is powered down. When in the self-refresh mode, the DDR3 retains data without external clocking. The self-refresh command is initiated like an auto-refresh command except CKE is disabled (low). The DLL is automatically disabled upon entering self-refresh and is automatically enabled and reset upon exiting self-refresh. The active termination is also disabled upon entering self-refresh and enabled upon exiting self-refresh. (512 clock cycles must then occur before a read command can be issued). Input signals except CKE are "Don't Care" during self-refresh. The procedure for exiting self-refresh requires a



# Doc. No. DSA3T2GF340CBFF.06 A3T2GF30CBF/A3T2GF40CBF 2Gb DDR3/DDR3L SDRAM

sequence of commands. First, CK and /CK must be stable prior to CKE going back high. Once CKE is high, the DDR3 must have NOP commands issued for tXSDLL because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh, DLL requirements and out-put calibration is to apply NOPs for 512 clock cycles before applying any other command to allow the DLL to lock and the output drivers to recalibrate.

## 7.12 ZQ calibration Command [ZQCL, ZQCS]

ZQ calibration command (short or long) is used to calibrate DRAM RON and ODT values over PVT. ZQ Calibration Long (ZQCL) command is used to perform the initial calibration during power-up initialization sequence.

ZQ Calibration Short (ZQCS) command is used to perform periodic calibrations to account for VT variations. All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller.

ZQ calibration commands can also be issued in parallel to DLL lock time when coming out of self-refresh.


#### 7.13 CKE Truth Table

[Refer to section 4.2 in JEDEC Standard No. JESD79-3F]



# 8. Functional Description

# 8.1 Simplified State Diagram






#### 8.2 RESET and Initialization Procedure

### 8.2.1 Power-Up and Initialization Sequence

- 1. Apply power
  - /RESET is recommended to be maintained below 0.2 x VDD, all other inputs may be undefined.
  - /RESET needs to be maintained for minimum 200us with stable power. CKE is pulled low
    anytime before /RESET being de-asserted (min. time 10ns). The power voltage ramp time between
    300mV to VDD (min.) must be no greater than 200ms; and during the ramp, VDD > VDDQ and (VDD VDDQ) < 0.3V.</li>
  - VDD and VDDQ are driven from a single power converter output
  - AND
  - The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to 0.95V max once power ramp is finished,
  - AND
  - VREF tracks VDDQ/2.
  - •
  - OR
  - •
  - Apply VDD without any slope reversal before or at the same time as VDDQ.
  - Apply VDDQ without any slope reversal before or at the same time as VTT and VREF.
  - The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side.
- After /RESET is de-asserted, wait for another 500us until CKE become active. During this time, the DRAM will start internal state initialization; this will be done independently of external clocks.
- 3. Clocks (CK, /CK) need to be started and stabilized for at least 10ns or 5tCK (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding set up time to clock (tIS) must be met. Also a NOP or DESL command must be registered (with tIS set up time to clock) before CKE goes active. Once the CKE registered "high" after Reset, CKE needs to be continuously registered high until the initialization sequence is finished, including expiration of tDLLK and tZQinit.
- 4. The DDR3 SDRAM will keep its on-die termination in high-impedance state during /RESET being asserted at least until CKE being registered high. Therefore, the ODT signal may bein undefined state until tIS before CKE being registered high. After that, the ODT signal must be kept inactive (low) until the power-up and initialization sequence is finished, including expiration of tDLLK and tZQinit.
- 5. After CKE being registered high, wait minimum of tXPR, before issuing the first MRS command to load mode register. (tXPR = max. (tXS; 5 x tCK))
- 6. Issue MRS command to load MR2 with all application settings. (To issue MRS command for MR2, provide low to BA0 and BA2, high to BA1.)
- 7. Issue MRS command to load MR3 with all application settings. (To issue MRS command for MR3, provide low to BA2, high to BA0 and BA1.)
- 8. Issue MRS command to load MR1 with all application settings and DLL enabled. (To issue DLL Enable command, provide low to A0, high to BA0 and low to BA1 and BA2).
- 9. Issue MRS command to load MRO with all application settings and DLL reset. (To issue DLL reset command, provide high to A8 and low to BAO to BA2).
- 10. Issue ZQCL command to start ZQ calibration.
- 11. Wait for both tDLLK and tZQinit completed.
- 12. The DDR3 SDRAM is now ready for normal operation.






**Reset and Initialization Sequence at Power-on Ramping** 

### 8.2.2 Reset Initialization with Stable Power

The following sequence is required for /RESET at no power interruption initialization.

- 1. Assert /RESET below 0.2 x VDD anytime when reset is needed (all other inputs may be undefined). /RESET needs to be maintained for minimum 100ns. CKE is pulled low before /RESET being de-asserted (minimum time 10ns).
- 2. Follow Power-Up Initialization Sequence steps 2 to 11.
- 3. The reset sequence is now completed; DDR3 SDRAM is ready for normal operation.



**Reset Procedure at Power Stable Condition** 




### 8.3 Programming the Mode Register

For application flexibility, various functions, features and modes are programmable in four mode registers, provided by the DDR3 SDRAM, as user defined variables, and they must be programmed via a Mode Register Set (MRS) command. As the default values of the Mode Registers (MR#) are not defined, content of mode registers must be fully initialized and/or re-initialized, i.e. written, after Power-up and/or reset for proper operation. Also the contents of the mode registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS command and DLL Reset does not affect array contents, which means these commands can be executed any time after power-up without affecting the array contents.

The mode register set command cycle time, tMRD is required to complete the write operation to the mode register and is the minimum time required between two MRS commands. The MRS command to non-MRS command delay, tMOD, is required for the DRAM to update the features except DLL reset and is the minimum time required from an MRS command to a non-MRS command excluding NOP and DESL. The mode register contents can be changed using the same command and timing requirements during normal operation as long as the DRAM is in idle state, i.e. all banks are in the precharged state with tRP satisfied, all data bursts are completed and CKE is already high prior to writing into the mode register. The mode registers are divided into various fields depending on the functionality and/or modes.


#### Mode Register Set Command Cycle Time (tMRD)

tMRD is the minimum time required from an MRS command to the next MRS command. As DLL enable and DLL reset are both MRS commands, tMRD is applicable between MRS to MR1 for DLL enable and MRS to MR0 for DLL reset, and not tMOD.



# MRS Command to Non-MRS Command Delay (tMOD)

tMOD is the minimum time required from an MRS command to a non-MRS command excluding NOP and DESL. Note that additional restrictions may apply, for example, MRS to MRO for DLL reset followed by read.






# 8.4 DDR3 SDRAM Mode Register 0 [MR0]

The Mode Register MRO stores the data for controlling various operating modes of DDR3 SDRAM.

It controls burst length, read burst type, /CAS latency, test mode, DLL reset, WR and DLL control for precharge power-down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on /CS, /RAS, /CAS, /WE, BAO, BA1 and BA2, while controlling the states of address pins according to the table below.



# Notes:


- 1. BA2 and A13 ~ A14 are reserved for future use and must be programmed to 0 during MRS.
- 2. WR (Write Recovery for auto-precharge) min in clock cycle is calculated by dividing tWR (in ns) by tCK (in ns) and rounding up to the next integer:
  - WR min [cycles] = roundup (tWR [ns] / tCK [ns]).
  - The WR value in the mode register must be programmed to be equal or larger than WR min. The programmed WR value is used with tRP to determine tDAL.

**MR0** Programming



### 8.5 DDR3 SDRAM Mode Register 1 [MR1]

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, RTT\_Nom impedance, additive latency, write leveling enable and Qoff. The Mode Register 1 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BAO and low on BA1, while controlling the states of address pins according to the table below.



# Notes:


- 1. BA2, A8, A10 and A13 ~ A14 are reserved for future use (RFU) and must be programmed to 0 during MRS.
- 2. Outputs disabled DQ, DQS, /DQS.
- 3. RZQ = 240 Ohm
- 4. If RTT\_Nom is used during writes, only the values RZQ/2, RZQ/4 and RZQ/6 are allowed.
- 5. In write leveling mode (MR1[bit7] = 1) with MR1[bit12] = 1, all RTT\_Nom settings are allowed; in write leveling mode (MR1[bit7] = 1) with MR1[bit12] = 0, only RTT\_Nom settings of RZQ/2, RZQ/4 and RZQ/6 are allowed

# **MR1 Programming**



### 8.6 DDR3 SDRAM Mode Register 2 [MR2]

The Mode Register MR2 stores the data for controlling refresh related features, RTT\_WR impedance and /CAS write latency (CWL). The Mode Register 2 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA1 and low on BA0, while controlling the states of address pins according to the table below.



# Notes:


- 1. BA2, A8 and A11 to A14 are RFU and must be programmed to 0 during MRS.
- The Rtt\_WR value can be applied during writes even when Rtt\_Nom is desabled. During write leveling, Dynamic ODT is not available.
- 3. Optional in DDR3 SDRAM: If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range will be lost if self-refresh is entered. Data integrity will be maintained if tREF conditions are met and no self-refresh command is issued.

**MR2 Programming** 



#### 8.7 DDR3 SDRAM Mode Register 3 [MR3]

The Mode Register MR3 controls Multi Purpose Registers (MPR). The Mode Register 3 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA1 and BA0, while controlling the states of address pins according to the table below.



#### Notes:

- 1. BA2, A3 to A14 are reserved for future use (RFU) and must be programmed to 0 during MRS.
- 2. The predefined pattern will be used for read synchronization.
- 3. When MPR control is set for normal operation, MR3 A[2]=0, MR3 A[1:0] will be ignored.

### **MR3 Programming**



### 8.8 Extended Temperature Usage

#### [Mode Register Description]

Field	Bits	Description	
ASR	Auto Self-Refresh (ASR)  when enabled, DDR3 SDRAM automatically provides Self-Refresh power management functions supported operating temperature values. If not enabled, the SRT bit must be programmed to induring subsequent Self-Refresh operation  0 = Manual SR Reference (SRT)  1 = ASR enable		
SRT	Self-Refresh Temperature (SRT) Range  If ASR = 0, the SRT bit must be programmed to indicate TC during subsequent Self-Refresh operators and the self-Refresh operators are subsequent Self-Refresh operators. If ASR = 1, SRT bit must be set to 0b  0 = Normal operating temperature range  1 = Extended (optional) operating temperature range		

### Partial Array Self-Refresh (PASR)

Optional in DDR3 SDRAM: Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material. If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range shown in figure of MR2 programming will be lost if Self-Refresh is entered. Data integrity will be maintained if tREFI conditions are met and no Self-Refresh command is issued.

#### Auto Self-Refresh Mode - ASR Mode

DDR3 SDRAM provides an Auto Self-Refresh mode (ASR) for application ease. ASR mode is enabled by setting MR2 bit A6 = 1 and MR2 bit A7 = 0. The DRAM will manage self-refresh entry in either the Normal or Extended (optional) Temperature Ranges. In this mode, the DRAM will also manage self-refresh power consumption when the DRAM operating temperature changes, lower at low temperatures and higher at high temperatures.

If the ASR option is not supported by the DRAM, MR2 bit A6 must be set to 0.

If the ASR mode is not enabled (MR2 bit A6 = 0), the SRT bit (MR2 A7) must be manually programmed with the operating temperature range required during self-refresh operation.

Support of the ASR option does not automatically imply support of the Extended Temperature Range.

### Self- Refresh Temperature Range - SRT

If ASR = 0, the Self-Refresh Temperature (SRT) Range bit must be programmed to guarantee proper self-refresh operation. If SRT = 0, then the DRAM will set an appropriate refresh rate for self-refresh operation in the Normal Temperature Range. If SRT = 1 then the DRAM will set an appropriate, potentially different, refresh rate to allow self-refresh operation in either the Normal or Extended Temperature Ranges. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.

For parts that do not support the Extended Temperature Range, MR2 bit A7 must be set to 0 and the DRAM should not be operated outside the Normal Temperature Range.

### [Self-Refresh Mode Summary]


MR2 A[6]	MR2 A[7]	Self-Refresh operation	Allowed Operating Temperature Range for Self-Refresh Mode
0	0	Self-refresh rate appropriate for the Normal Temperature Range	Normal (0 - 85°C)
0	1	Self-refresh rate appropriate for either the Normal or Extended Temperature Ranges. The DRAM must support Extended Temperature Range. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.	Normal and Extended (0 - 95°C)
1	0	ASR enabled. Self-Refresh power consumption is temperature dependent	Normal (0 - 85°C)
1	0	ASR enabled. Self-Refresh power consumption is temperature dependent	Normal and Extended (0 - 95°C)
1	1	Illegal	



#### 8.9 Refresh Command

The refresh command (REF) is used during normal operation of the DDR3 SDRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The DDR3 SDRAM requires refresh cycles at an average periodic interval of tREFI. When /CS, /RAS and /CAS are held low and /WE high at the rising edge of the clock, the chip enters a refresh cycle. All banks of the SDRAM must be precharged and idle for a minimum of the precharge time tRP(min) before the refresh command can be applied. The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during a refresh command. An internal address counter supplies the addresses during the refresh cycle. No control of the external address bus is required once this cycle has started. When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the refresh command and the next valid command, except NOP or DESL, must be greater than or equal to the minimum refresh cycle time tRFC(min) as shown in the following figure. Note that the tRFC timing parameter depends on memory density.

In general, a refresh command needs to be issued to the DDR3 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 refresh commands can be postponed during operation of the DDR3 SDRAM, meaning that at no point in time more than a total of 8 refresh commands are allowed to be postponed. In case that 8 refresh commands are postponed in a row, the resulting maximum interval between the surrounding refresh commands is limited to 9 × tREFI. A maximum of 8 additional refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular refresh commands required later by one. Note that pulling in more than 8 refresh commands in advance does not further reduce the number of regular refresh commands required later, so that the resulting maximum interval between two surrounding refresh commands is limited to 9 × tREFI. At any given time, a maximum of 16 REF commands can be issued within 2 × tREFI. Self-refresh mode may be entered with a maximum of eight refresh commands being postponed. After exiting self-refresh mode with one or more refresh commands postponed, additional refresh commands may be postponed to the extent that the total number of postponed refresh commands (before and after the self-refresh) will never exceed eight. During self-refresh mode, the number of postponed or pulled-in REF commands does not change.



**Pulling-in Refresh Commands** 

8 REF- Commands postponed



#### 8.10 Self-Refresh Operation

The self-refresh command can be used to retain data in the DDR3 SDRAM, even if the rest of the system is powered down. When in the self-refresh mode, the DDR3 SDRAM retains data without external clocking. The DDR3 SDRAM device has a built-in timer to accommodate self-refresh operation. The self-refresh entry (SELF) command is defined by having /CS, /RAS, /CAS and CKE held low with /WE high at the rising edge of the clock.

Before issuing the self-refresh entry command, the DDR3 SDRAM must be idle with all bank precharge state with tRP satisfied. 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.) Also, on-die termination must be turned off before issuing self-refresh entry command, by either registering ODT pin low "ODTL + 0.5tCK" prior to the self-refresh entry command or using MRS to MR1 command. Once the self-refresh entry command is registered, CKE must be held low to keep the device in self-refresh mode. During normal operation (DLL on), MR1 (A0 = 0), the DLL is automatically disabled upon entering self-refresh and is automatically enabled (including a DLL-Reset) upon exiting self-refresh.

When the DDR3 SDRAM has entered self-refresh mode all of the external control signals, except CKE and /RESET, are "don't care". For proper self-refresh operation, all power supply and reference pins (VDD, VDDQ, VSS, VSSQ, VREFCA and VREFDQ) must be at valid levels. VREFDQ supply may be turned OFF and VREFDQ may take any value between VSS and VDD during self-refresh operation, provided that VREFDQ is valid and stable prior to CKE going back high and that first write operation or first write leveling activity may not occur earlier than 512 nCK after exit from self-refresh. The DRAM initiates a minimum of one refresh command internally within tCKESR period once it enters self-refresh mode.

The clock is internally disabled during self-refresh operation to save power. The minimum time that the DDR3 SDRAM must remain in self-refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock tCKSRE cycles after self-refresh entry is registered, however, the clock must be restarted and stable tCKSRX clock cycles before the device can exit self-refresh operation. To protect DRAM internal delay on CKE line to block the input signals, one NOP (or DESL) command is needed after self-refresh entry.


The procedure for exiting self-refresh requires a sequence of events. First, the clock must be stable prior to CKE going back high. Once a self-refresh exit command (SREX, combination of CKE going high and either NOP or DESL on command bus) is registered, a delay of at least tXS must be satisfied before a valid command not requiring a locked DLL can be issued to the device to allow for any internal refresh in progress.

Before a command that requires a locked DLL can be applied, a delay of at least tXSDLL must be satisfied. Depending on the system environment and the amount of time spent in self-refresh, ZQ calibration commands may be required to compensate for the voltage and temperature drift as described in ZQ Calibration section. To issue ZQ calibration commands, applicable timing requirements must be satisfied (See Figure ZQ Calibration).

CKE must remain high for the entire self-refresh exit period tXSDLL for proper operation except for self-refresh reentry. Upon exit from self-refresh, the DDR3 SDRAM can be put back into self-refresh mode after waiting at least tXS period and issuing one refresh command (refresh period of tRFC). NOP or DESL commands must be registered on each positive clock edge during the self-refresh exit interval tXS. ODT must be turned off during tXSDLL.

The use of self-refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from self-refresh mode. Upon exit from self-refresh, the DDR3 SDRAM requires a minimum of one extra refresh command before it is put back into self-refresh mode.





#### Notes:

- Only NOP or DESL commands.
- 2. Valid commands not requiring a locked DLL.
- 3. Valid commands requiring a locked DLL.
- 4. One NOP or DESL commands.

# **Self-Refresh Entry and Exit Timing**

#### 8.11 DLL-off Mode

[Refer to section 4.5 in JEDEC Standard No. JESD79-3F]

# 8.12 DLL on/off switching procedure

[Refer to section 4.6 in JEDEC Standard No. JESD79-3F]

# 8.13 Input clock frequency change

[Refer to section 4.7 in JEDEC Standard No. JESD79-3F]

# 8.14 Write Leveling

[Refer to section 4.8 in JEDEC Standard No. JESD79-3F]

# 8.15 Multi Purpose Register

[Refer to section 4.10 in JEDEC Standard No. JESD79-3F]

# 8.16 Read Operation

[Refer to section 4.13 in JEDEC Standard No. JESD79-3F]

# 8.17 Write Operation

[Refer to section 4.14 in JEDEC Standard No. JESD79-3F]

### 8.18 Power-Down Modes

[Refer to section 4.17 in JEDEC Standard No. JESD79-3F]

# 8.19 On-Die Termination (ODT)

[Refer to section 5 in JEDEC Standard No. JESD79-3F]

#### 8.20 ZQ Calibration

[Refer to section 5.5 in JEDEC Standard No. JESD79-3F]



Change History							
Document name: A3T2GF340CBF DDR3 V(Rev.#)							
Rev.#	Who	When	What				
0.01	DSV	2018-05-07	Initial version				
		2018-12-05	Added 2133Mbps and Idd (x16) Value				
0.02	DSV		Updated the MR table				
0.03	DSV	2019-01-08	Updated Idd Value				
1.00	DSV	2019-01-15	Added POD				
1.10	DSV	2019-08-08	Updated APM and Zentel logo				
4.20	DSV	2019-09-02	Removed No RH-Free in Ordering Information; Updated suffix in				
1.20			Ordering Information; Updated RH-Free information in Features;				
1 20	DSV	2019-10-07	Added RH-Free in option explanation of ordering information; Removed				
1.30			note. 2 of Self-Refresh current				
1.40	SAE	2019-12-03	Updated Row-Hammer-Free description				
1.50	SAE	2020-02-14	Updated speed grade and its description				
Document name updated to: DSA3T2GF340CBFF.(Rev.#)							
01	CAE	2020-03-26	Derived from A3T2GF340CBF DDR3 V1.5; added document number;				
01	SAE		updated copyright format; removed difference from JEDEC				
	SAE	2020-06-05	Updated Auto Self-Refresh (ASR) in Features; updated header and				
02			footer formats; updated AP Memory to Zentel Product in part number				
			decoder ; removed TBD from Package outline drawing				
	SAE	2020-07-14	Updated Change History format; updated header format; updated				
			paragraph format of Operating Temperature Condition; updated figures				
03			and formats of RESET and Initialization Procedure; removed empty note				
			column of [Address Pins Table]; updated formats of tMRD and tMOD				
			timing				
		Document	name updated to: DSA3T2GF340CBFFS.(Rev.#)				
	SAE	2020-08-03	Derived from DSA3T2GF340CBFF.03; added Compatible with DDR3L				
			(1.35V) operation to Specifications; updated to JEDEC compliant				
01			DDR3/DDR3L in Features; updated specs. reference in ch4; Removed				
01			2133 relevant information; added information of Pin Capacitance (TC =				
			25°C, VDD, VDDQ = 1.35V) and AC Characteristics (TC = 25°C, VDD,				
			VDDQ = 1.35V)				
	1	Document na	me updated back to: DSA3T2GF340CBFF.(Rev.#)				
	SAE	2020-09-03	Derived from DSA3T2GF340CBFFS.01; added -JRL, -JR, -HPL relevant				
			information; added notes for Standard Speed Bins and DC				
04			Characteristics; updated tRCD, tRP, tRC, tRAS, tIS, tIH, tDS, tDH				
			description in AC Characteristics; updated descriptions of CL, CWL,				
			Power supply, Data Rate in Specifications				
	SAE	2020-09-28	Updated DDR3(L) to DDR3/DDR3L; added note for –HPL in ordering				
05			information; updated tRCD, tRP to nRCD, nRP in Key Timing Parameters				
			and Ordering Information; updated company's logo				
06	SAE	2020-10-14	Updated Important Notice; removed the note of the Package outline				
	5, (L	2020 10 17	drawing; updated tRCD, tRP to nRCD, nRP in Standard Speed Bins				