

40MX and 42MX Automotive FPGA Families

Features

High Capacity

- Single-Chip ASIC Alternative for Automotive Applications
- 3,000 to 54,000 System Gates
- Up to 2.5 kbits Configurable Dual-Port SRAM
- **Fast Wide-Decode Circuitry**
- Up to 202 User-Programmable I/O Pins

Ease of Integration

- Up to 100% Resource Utilization and 100% Pin Locking
- Deterministic, User-Controllable Timing
- Unique In-System Diagnostic and Verification Capability with Silicon Explorer II
- Low Power Consumption
- IEEE Standard 1149.1 (JTAG) Boundary Scan Testing

Product Profile

Note: While the automotive-grade MX devices are offered in standard speed grade only, the MX family is also offered in commercial, industrial and military temperature grades with -F, Std, -1, -2 and -3 speed grades. Refer to the [40MX and 42MX Family](http://www.microsemi.com/soc/documents/MXDS.pdf) [FPGAs](http://www.microsemi.com/soc/documents/MXDS.pdf) *datasheet for more details.*

Ordering Information

Note: Automotive grade parts (A grade) devices are tested at room temperature to specifications that have been guard banded based on characterization across the recommended operating conditions. A-grade parts are not tested at extended temperatures. If testing to ensure guaranteed operation at extended temperatures is required, please contact your local SoC Products Group Sales office to discuss testing options available.

Plastic Device Resources

Note: Package Definitions

PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, VQFP = Very Thin Quad Flat Pack

Speed Grade and Temperature Grade Matrix

Note: Refer to the [40MX and 42MX Family FPGAs](http://www.microsemi.com/soc/documents/MX_DS.pdf) *datasheet for details on commercial-, industrial- and military-grade MX offerings.*

Contact your local Microsemi SoC Products Group representative for device availability.

Table of Contents

40MX and 42MX Automotive FPGA Families

Package Pin Assignments

Datasheet Information

1 – 40MX and 42MX Automotive FPGA Families

General Description

Microsemi's automotive-grade MX families provide a high-performance, single-chip solution for shortening the system design and development cycle, offering a cost-effective alternative to ASICs for incabin telematics and automobile interconnect applications. The 40MX and 42MX devices are excellent choices for integrating logic that is currently implemented in multiple PALs, CPLDs, and FPGAs.

The MX device architecture is based on Microsemi's patented antifuse technology implemented in a 0.45µm triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX devices are live on power-up and have one-fifth the standby power consumption of comparable FPGAs. MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.

The automotive-grade 42MX24 and 42MX36 include system-level features such as IEEE Standard 1149.1 (JTAG) Boundary Scan Testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can efficiently address applications requiring wide datapath manipulation.

MX Architectural Overview

The MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources and clock networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed datapath functions such as FIFOs, LIFOs and scratchpad memory. A42MX24 and A42MX36 also contain wide-decode modules.

Logic Modules

The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources ([Figure 1-1\)](#page-4-3).

Figure 1-1 • **40MX Logic Module**

The logic module can implement the four basic logic functions (NAND, AND, OR and NOR) in gates of two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs and OR-ANDs. No dedicated hardwired latches or flip-flops are required in the array; latches and flip-flops can be constructed from logic modules whenever required in the application.

The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (Smodules) and decode (D-modules). [Figure 1-2](#page-5-0) illustrates the combinatorial logic module.

Figure 1-2 • **42MX C-Module Implementation**

The S-module, shown in [Figure 1-3,](#page-5-1) implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D-flip-flop or a transparent latch. The S-module register can be bypassed so that it implements purely combinatorial logic.

Up to 7-Input Function Plus D-Type Flip-Flop with Clear

Up to 7-Input Function Plus Latch

Figure 1-3 • **42MX S-Module Implementation**

A42MX24 and A42MX36 devices contain D-modules, which are arranged around the periphery of the device. D-modules contain wide-decode circuitry, providing a fast, wide-input AND function similar to that found in CPLD architectures ([Figure 1-4\)](#page-6-0).

Figure 1-4 • **A42MX24 and A42MX36 D-Module Implementation**

The D-module allows A42MX24 and A42MX36 devices to perform wide-decode functions at speeds comparable to CPLDs and PALs. The output of the D-module has a programmable inverter for active HIGH or LOW assertion. The D-module output is hardwired to an output pin, and can also be fed back into the array to be incorporated into other logic.

Dual-Port SRAM Modules

The A42MX36 device contains dual-port SRAM modules, which are arranged in 256-bit blocks and can be configured as 32x8 or 64x4. SRAM modules can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the A42MX36 dual-port SRAM block is shown in [1-3](#page-6-1).

Figure 1-5 • **A42MX36 Dual-Port SRAM Block**

The A42MX36 SRAM modules are true dual-port structures containing independent read and write ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0], respectively) for 64x4-bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block contain independent clocks (RCLK and WCLK) with programmable polarities offering active HIGH or LOW implementation. The SRAM block contains eight data inputs (WD[7:0]) and eight outputs (RD[7:0]), which are connected to segmented vertical routing tracks.

The A42MX36 dual-port SRAM blocks provide an optimal solution for high-speed buffered applications requiring FIFO and LIFO queues. The ACTgen Macro Builder within Microsemi's Designer software provides capability to quickly design memory functions with the SRAM blocks.

Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be continuous or split into segments. Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.

Horizontal Routing

Horizontal routing tracks span the whole row length or are divided into multiple segments and are located in between the rows of modules. Any segment that spans more than one-third of the row length is considered a long horizontal segment. A typical channel is shown in [Figure 1-6.](#page-7-0) Within horizontal routing, dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Nondedicated tracks are used for signal nets.

Vertical Routing

Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long. Long tracks span the column length of the module, and can be divided into multiple segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing. Each output segment spans four channels (two above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in [Figure 1-6](#page-7-0).

Figure 1-6 • **MX Routing Structure**

Antifuse Structures

An antifuse is a "normally open" structure. The use of antifuses to implement a programmable logic device results in highly testable structures as well as efficient programming algorithms. There are no preexisting connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed and individual circuit structures to be tested, which can be done before and after programming. For instance, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

Clock Networks

The 40MX devices have one global clock distribution network (CLK). A signal can be put on the CLK network by being routed through the CLKBUF buffer.

In 42MX devices, there are two low-skew, high-fanout clock distribution networks, referred to as CLKA and CLKB. Each network has a clock module (CLKMOD) that can select the source of the clock signal from any of the following ([Figure 1-7\)](#page-8-0):

- Externally from the CLKA pad, using CLKBUF buffer
- Externally from the CLKB pad, using CLKBUF buffer
- Internally from the CLKINTA input, using CLKINT buffer
- Internally from the CLKINTB input, using CLKINT buffer

Figure 1-7 • **Clock Networks of 42MX Devices**

The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel.

Clock input pads in both 40MX and 42MX devices can also be used as normal I/Os, bypassing the clock networks.

The A42MX36 device has four additional register control resources, called quadrant clock networks ([Figure 1-8\)](#page-8-1). Each quadrant clock provides a local, high-fanout resource to the contiguous logic modules within its quadrant of the device. Quadrant clock signals can originate from specific I/O pins or from the internal array and can be used as a secondary register clock, register clear, or output enable.

*Note: *QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.*

Figure 1-8 • **Quadrant Clock Network of A42MX36 Devices**

I/O Modules

The I/O modules provide the interface between the device pins and the logic array. [Figure 1-9](#page-9-1) is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (Refer to the *[Antifuse Macro Library Guide](http://www.microsemi.com/soc/documents/libguide_UG.pdf)* for more information.) All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bidirectional operation.

*Note: *Can be configured as a latch or D flip-flop (using C-Module). Figure 1-9 •* **42MX I/O Module**

42MX devices contain flexible I/O structures, where each output pin has a dedicated output-enable control [\(Figure 1-9](#page-9-1)). The I/O module can be used to latch input or output data, or both, providing fast setup time. In addition, the Microsemi Designer software tools can build a D-type flip-flop using a C-module combined with an I/O module to register input and output signals. Refer to the *[Antifuse Macro](http://www.microsemi.com/soc/documents/libguide_UG.pdf) [Library Guide](http://www.microsemi.com/soc/documents/libguide_UG.pdf)* for more details.

Microsemi's Designer software development tools provide a design library of I/O macro functions that can implement all I/O configurations supported by the MX FPGAs.

Other Architectural Features

User Security

FuseLock provides robust security against design theft. Special security fuses are hidden in the fabric of the device and are designed to prevent unauthorized users from accessing the programming and/or probe interfaces. It is virtually impossible to identify or bypass these fuses without damaging the device, making Microsemi antifuse FPGAs extremely resistive to both invasive and noninvasive attacks.

Special security fuses in 40MX devices include the Probe Fuse and Program Fuse. The former disables the probing circuitry while the latter prohibits further programming of all fuses, including the Probe Fuse. In 42MX devices, there is the Security Fuse which, when programmed, both disables the probing circuitry and prohibits further programming of the device.

For more information, refer to *[Implementation of Security in Actel Antifuse FPGAs](http://www.microsemi.com/soc/documents/Antifuse_Security_AN.pdf)* application note.

Programming

Device programming is supported through the Silicon Sculptor series of programmers. Silicon Sculptor II is a compact, robust, single-site and multi-site device programmer for the PC. With standalone software, Silicon Sculptor II is designed to allow concurrent programming of multiple units from the same PC.

Silicon Sculptor II programs devices independently to achieve the fastest programming times possible. After being programmed, each fuse is verified to insure that it has been programmed correctly. Furthermore, at the end of programming, there are integrity tests that are run to ensure no extra fuses have been programmed. Not only does it test fuses (both programmed and nonprogrammed), Silicon Sculptor II also allows self-test to verify its own hardware extensively.

The procedure for programming an MX device using Silicon Sculptor II is as follows:

- 1. Load the *.AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Microsemi offers device volume-programming services either through distribution partners or via In-House Programming from the factory.

For more details on programming MX devices, please refer to the *[Programming Antifuse Devices](http://www.microsemi.com/soc/documents/AntifuseProgram_AN.pdf)* and the *[Silicon Sculptor II](http://www.microsemi.com/soc/techdocs/manuals/default.asp#programmers)* user's guides.

Power Supply

Automotive MX devices are designed to operate in 5.0 V environments. [Table 1-1](#page-10-0) describes the voltage settings of automotive MX devices.

Device	VCC.	VCCA	VCCI	Maximum Input Tolerance Nominal Output Voltage	
40MX	5.0V			5.25V	5.0V
42MX	$\overline{}$	5.0V	5.0V	5.25V	5.0V

Table 1-1 • **Voltage Support of Automotive-Grade MX Devices**

Power-Up/Down

When powering up MX devices, VCCA must be greater than or equal to VCCI throughout the power-up sequence. If VCCI exceeds VCCA during power-up, either the input protection junction on the I/Os will be forward-biased or the I/Os will be at logical High, and ICC rises to high levels. During power-down, VCCA must be smaller than or equal to VCCI.

Transient Current

Due to the simultaneous random logic switching activity during power-up, a transient current may appear on the core supply (VCC). Customers must use a regulator for the VCC supply that can source a minimum of 100 mA for transient current during power-up. Failure to provide enough power can prevent the system from powering up properly and result in functional failure. However, there are no reliability concerns, since transient current is distributed across the die instead of confined to a localized spot. Since the transient current is not due to I/O switching, its value and duration are independent of the VCCI.

Test Circuitry and Silicon Explorer II Probe

MX devices contain probing circuitry that provides built-in access to every node in a design, via the use of Silicon Explorer II. Silicon Explorer II is an integrated hardware and software solution that, in conjunction with the Designer software, allow users to examine any of the internal nodes of the device while it is operating in a prototyping or a production system. The user can probe an MX device without changing the placement and routing of the design and without using any additional resources. Silicon Explorer II's noninvasive method does not alter timing or loading effects, thus shortening the debug cycle and providing a true representation of the device under actual functional situations.

Silicon Explorer II samples data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard serial port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

Silicon Explorer II is used to control the MODE, DCLK, SDI and SDO pins in MX devices to select the desired nets for debugging. The user simply assigns the selected internal nets in the Silicon Explorer II software to the PRA/PRB output pins for observation. Probing functionality is activated when the MODE pin is held HIGH.

[Figure 1-10](#page-11-0) illustrates the interconnection between Silicon Explorer II and 40MX devices, while [Figure 1-](#page-11-1) [11](#page-11-1) illustrates the interconnection between Silicon Explorer II and 42MX devices.

Figure 1-10 • **Silicon Explorer II Setup with 40MX**

Figure 1-11 • **Silicon Explorer II Setup with 42MX**

To allow for probing capabilities, the security fuses must not be programmed. (Refer to ["User Security" on](#page-9-2) [page 1-6](#page-9-2) for the security fuses of 40MX and 42MX devices). [Table 1-2](#page-11-2) summarizes the possible device configurations for probing.

Security Fuse(s) Programmed	Mode	PRA. PRB ¹	SDI, SDO, DCLK ¹
No	_ow	User I/Os ²	User I/Os ²

Table 1-2 • **Device Configuration Options for Probe Capability**

Notes:

1. Avoid using SDI, SDO, DCLK, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.

No **High Probe Circuit Outputs Probe Circuit Inputs** Yes $-$ Probe Circuit Secured Probe Circuit Secured

2. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. See the ["Pin](#page-50-0) [Descriptions" on page 1-47](#page-50-0) for information on unused I/O pins.

PRA and PRB pins are dual-purpose pins. When the "Reserve Probe Pin" is checked in the Designer software, PRA and PRB pins are reserved as dedicated outputs for probing. If PRA and PRB pins are required as user I/Os to achieve successful layout and "Reserve Probe Pin" is checked, the layout tool will override the option and place user I/Os on PRA and PRB pins.

Design Consideration

It is recommended to use a series 70Ω termination resistor on every probe connector (SDI, SDO, MODE, DCLK, PRA and PRB). The 70Ω series termination is used to prevent data transmission corruption during probing and reading back the checksum.

IEEE Standard 1149.1 Boundary Scan Test (BST) Circuitry

Automotive-grade 42MX24 and 42MX36 devices are compatible with IEEE Standard 1149.1 (informally known as Joint Testing Action Group Standard or JTAG), which defines a set of hardware architecture and mechanisms for cost-effective, board-level testing. The basic MX boundary-scan logic circuit is composed of the TAP (test access port), TAP controller, test data registers and instruction register ([Figure 1-12\)](#page-12-0).

Figure 1-12 • **42MX IEEE 1149.1 Boundary Scan Circuitry**

This circuit supports all mandatory IEEE 1149.1 instructions (EXTEST, SAMPLE/PRELOAD and BYPASS) and some optional instructions. [Table 1-3](#page-12-1) describes the ports that control JTAG testing, while [Table 1-4 on page 1-10](#page-13-0) describes the test instructions supported by these MX devices.

Table 1-3 • **Test Access Port Descriptions**

Port	Description
TMS (Test Mode Select)	Serial input for the test logic control bits. Data is captured on the rising edge of the test logic clock (TCK)
TCK (Test Clock Input)	Dedicated test logic clock used serially to shift test instruction, test data, and control inputs on the rising edge of the clock, and serially to shift the output data on the falling edge of the clock. The maximum clock frequency for TCK is 20 MHz
TDI (Test Data Input)	Serial input for instruction and test data. Data is captured on the rising edge of the test logic clock
TDO (Test Data Output)	Serial output for test instruction and data from the test logic. TDO is set to an Inactive Drive state (high impedance) when data scanning is not in progress

Each test section is accessed through the TAP, which has four associated pins: TCK (test clock input), TDI and TDO (test data input and output), and TMS (test mode selector).

The TAP controller is a four-bit state machine. The '1's and '0's represent the values that must be present at TMS at a rising edge of TCK for the given state transition to occur. IR and DR indicate that the instruction register or the data register is operating in that state.

Instruction	IR Code [2:0]	Instruction Type	Description
EXTEST	000	Mandatory	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins
SAMPLE/PRELOAD	001	Mandatory	Allows a snapshot of the signals at the device pins to be captured and examined during operation
HIGH _Z	101	Optional	Tristates all I/Os to allow external signals to drive pins. Please refer to the IEEE Standard 1149.1 specification for details
CLAMP	110	Optional	Allows state of signals driven from component pins to be determined from the Boundary-Scan Register. Please refer to the IEEE Standard 1149.1 specification for details
BYPASS	111	Mandatory	Enables the bypass register between the TDI and TDO pins. The test data passes through the selected device to adjacent devices in the test chain

Table 1-4 • **Supported BST Public Instructions**

The TAP controller receives two control inputs (TMS and TCK) and generates control and clock signals for the rest of the test logic architecture. On power-up, the TAP controller enters the Test-Logic-Reset state. To guarantee a reset of the controller from any of the possible states, TMS must remain high for five TCK cycles.

Automotive-grade 42MX24 and 42MX36 devices support three types of test data registers: bypass, device identification, and boundary scan. The bypass register is selected when no other register needs to be accessed in a device. This speeds up test data transfer to other devices in a test data path. The 32-bit device identification register is a shift register with four fields (lowest significant byte (LSB), ID number, part number and version). The boundary-scan register observes and controls the state of each I/O pin.

Each I/O cell has three boundary-scan register cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin. The serial pins are used to serially connect all the boundary-scan register cells in a device into a boundary-scan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic tile and the input, output and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.

JTAG Mode Activation

The JTAG test logic circuit is activated in the Designer software by selecting Tools and then Device Selection. This brings up the Device Selection dialog box as shown in [Figure 1-13](#page-14-0). The JTAG test logic circuit can be enabled by clicking the "Reserve JTAG Pins" check box. [Table 1-5](#page-14-1) explains the pins' behavior in either mode.

Figure 1-13 • **Device Selection Wizard**

	Table 1-5 • Boundary Scan Pin Configuration and Functionality		
--	---	--	--

TRST Pin and TAP Controller Reset

An active reset (TRST) pin is not supported; however, MX devices contain power-on circuitry that resets the boundary-scan circuitry upon power-up. Also, the TMS pin is equipped with an internal pull-up resistor. This allows the TAP controller to remain in or return to the Test-Logic-Reset state when there is no input or when a logical 1 is on the TMS pin. To reset the controller, TMS must be HIGH for at least five TCK cycles.

Boundary Scan Description Language (BSDL) File

Conforming to the IEEE Standard 1149.1 requires that the operation of the various JTAG components be documented. The BSDL file provides the standard format to describe the JTAG components that can be used by automatic test equipment software. The file includes the instructions that are supported, instruction-bit pattern, and the boundary-scan chain order. For an in-depth discussion on BSDL files, please refer to *[Actel BSDL Files Format Description](www.microsemi.com/soc/documents/BSDLformat_AN.pdf)* application note.

BSDL files are grouped into two categories—generic and device-specific. The generic files assign all user I/Os as inouts. Device-specific files assign user I/Os as inputs, outputs, or inouts.

Generic files for MX devices are available on the Microsemi SoC Products Group website at <http://www.microsemi.com/soc/techdocs/models/bsdl.html>.

Development Tool Support

The automotive-grade MX family of FPGAs is fully supported by Libero[®] Integrated Design Environment (IDE). Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes SynplifyPro from Synopsys, ModelSim® HDL Simulator from Mentor Graphics,® and Viewdraw.

Libero IDE includes place-and-route and provides a comprehensive suite of backend support tools for FPGA development, including timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor.

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence Design Systems.

Refer to the Libero IDE web content at www.microsemi.com/soc/products/software/libero/default.aspx for further information on licensing and current operating system support.

Related Documents

Application Notes

[Actel BSDL Files Format Description](http://www.microsemi.com/soc/documents/BSDLformat_AN.pdf) www.microsemi.com/soc/documents/BSDLformat_AN.pdf *[Programming Antifuse Devices](http://microsemi.com/soc/documents/AntifuseProgram_AN.pdf)* http://www.microsemi.com/soc/documents/AntifuseProgram_AN.pdf *[Implementation of Security in Actel Antifuse FPGAs](http://www.microsemi.com/soc/documents/Antifuse_Security_AN.pdf)* www.microsemi.com/soc/documents/Antifuse_Security_AN.pdf

User's Guides and Manuals

[Antifuse Macro Library Guide](www.microsemi.com/soc/documents/libguide_UG.pdf) www.microsemi.com/soc/documents/libguide_UG.pdf *[Silicon Sculptor II](www.microsemi.com/soc/techdocs/manuals/default.asp#programmers)* www.microsemi.com/soc/techdocs/manuals/default.asp#programmers

Miscellaneous

[Libero IDE Flow Diagram](www.microsemi.com/soc/products/tools/libero/flow.html) www.microsemi.com/soc/products/tools/libero/flow.html

5.0 V Operating Conditions

Absolute Maximum Ratings*

Free Air Temperature Range

*Note: *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the Recommended Operating Conditions.*

Recommended Operating Conditions

Notes:

1. Automotive grade parts (A grade) devices are tested at room temperature to specifications that have been guard banded based on characterization across the recommended operating conditions. A-grade parts are not tested at extended temperatures. If testing to ensure guaranteed operation at extended temperatures is required, please contact your local Microsemi SoC Products Group Sales office to discuss testing options available.

2. Ambient temperature (TA)

Electrical Specifications

Notes:

1. Only one output tested at a time. VCC/VCCI = min.

2. All outputs unloaded. All inputs = VCC/VCCI or GND.

Power Dissipation

General Power Equation

P = [ICCstandby + ICCactive] * VCCI + IOL* VOL* N $+ I_{OH}$ * (VCCI – VOH) * M

where:

ICCstandby is the current flowing when no inputs or outputs are changing.

ICCactive is the current flowing due to CMOS switching.

IOL, IOH are TTL sink/source currents.

VOL, VOH are TTL level output voltages.

N equals the number of outputs driving TTL loads to VOL.

M equals the number of outputs driving TTL loads to VOH.

Accurate values for N and M are difficult to determine because they depend on the family type, on design details, and on the system I/O. The power can be divided into two components: static and active.

Static Power Component

Microsemi FPGAs have small static power components that result in power dissipation lower than PALs or CPLDs. By integrating multiple PALs/CPLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power.

The static power dissipation by TTL loads depends on the number of outputs driving High or Low, and on the DC load current. Again, this number is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33V will generate 42 mW with all outputs driving LOW, and 140 mW with all outputs driving HIGH. The actual dissipation will average somewhere in between, as I/Os switch states with time.

Active Power Component

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency-dependent and a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

The power dissipated by a CMOS circuit can be expressed by the equation:

Power (μ W) = C_{FO} * VCCA² * F

where:

 C_{FQ} = Equivalent capacitance expressed in picofarads (pF)

 $VCCA$ = Power supply in volts (V)

 $F =$ Switching frequency in megahertz (MHz)

Equivalent Capacitance

Equivalent capacitance is calculated by measuring ICCactive at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of V_{CC} . Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown on the following page.

EQ 1

CEQ Values for MX FPGAs

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. The equation below shows a piece-wise linear summation over all components.

Power = VCCA^2 * [(m x C_{EQM} * f_{m})_{Modules} + $(n * C_{EQ1} * f_n)_{\text{inputs}} + (p * (C_{EQO} + C_L) * f_p)_{\text{outputs}} +$ 0.5 $*$ (q₁ $*$ C_{EQCR} $*$ f_{q1})_{routed_Clk1} + (r₁ $*$ f_{q1})_{routed_Clk1} + 0.5 * (q₂ * $\mathrm{C_{EQCR}}$ * $\mathrm{f_{q2}r_{outed_Clk2}}$ + (r₂ * $\mathrm{f_{q2}r_{outed_Clk2}}$

where:

Fixed Capacitance Values for MX FPGAs (pF)

Determining Average Switching Frequency

To determine the switching frequency for a design, the data input values to the circuit must be clearly understood. The following guidelines represent worst-case scenarios; these can be used to generally predict the upper limits of power dissipation.

EQ 3

Junction Temperature

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. [EQ 3](#page-20-2) can be used to calculate junction temperature.

Junction Temperature = $\Delta T + T_a$ (1)

Where:

 T_a = Ambient Temperature

 ΔT = Temperature gradient between junction (silicon) and ambient

 $\Delta T = \theta_{ja}$ * P

P = Power

 θ_{ia} = Junction to ambient of package. θ_{ia} numbers are located in the ["Package Thermal Characteristics"](#page-20-1).

Package Thermal Characteristics

The device junction-to-case thermal characteristic is θ_{jc} , and the junction-to-ambient air characteristic is θ_{ia} . The thermal characteristics for θ_{ia} are shown with two different air flow rates.

Maximum junction temperature is 150°C.

A sample calculation of the absolute maximum power dissipation allowed for a PQFP 160-pin package at automotive temperature is as follows:

$$
\frac{\text{Max. junction temp. (^°C) - Max. automotive temp.}}{\theta_{ja} (^{\circ} \text{C/W})} = \frac{150^{\circ} \text{C} - 125^{\circ} \text{C}}{26.2^{\circ} \text{C/W}} = 0.95 W
$$

			$\theta_{\rm ia}$			
Plastic Packages	Pin Count	$\theta_{\rm ic}$	Still Air	1.0 _{m/s} 200 ft./min.	2.5 m/s 500 ft./min.	Units
Plastic Quad Flat Pack	100	12.0	27.8	23.4	21.2	°C/W
Plastic Quad Flat Pack	160	10.0	26.2	22.8	21.1	°C/W
Plastic Quad Flat Pack	208	8.0	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack	240	8.5	25.6	22.3	20.8	°C/W
Plastic Leaded Chip Carrier	68	13.0	25.0	21.0	19.4	°C/W
Plastic Leaded Chip Carrier	84	12.0	22.5	18.9	17.6	°C/W
Thin Plastic Quad Flat Pack	176	11.0	24.7	19.9	18.0	°C/W
Very Thin Plastic Quad Flat Pack	80	12.0	38.2	31.9	29.4	°C/W
Very Thin Plastic Quad Flat Pack	100	10.0	35.3	29.4	27.1	°C/W

Table 1-6 • **Package Thermal Characteristics**

Timing Information

*Note: * Values are shown for 40MX at worst-case 5.0 V automotive conditions. Figure 1-14 •* **40MX Timing Model***

Notes:

**Values are shown for A42MX09 at worst-case 5.0 V automotive conditions. † Input module predicted routing delay*

Notes:

** Values are shown for A42MX36 at worst-case 5.0V automotive conditions. †Load-dependent*

Figure 1-16 • **A42MX36 Timing Model (Logic Functions using Quadrant Clocks)***

*Note: *Values are shown for A42MX36 at worst-case 5.0 V automotive conditions. Figure 1-17 •* **A42MX36 Timing Model (SRAM Functions)***

Parameter Measurement

Sequential Timing Characteristics

Figure 1-20 • **Input Buffer Delays**

Figure 1-21 • **Module Delays**

Note: D represents all data functions involving A. B. and S for multiplexed flip-flops. Figure 1-22 • **Flip-Flops and Latches**

Figure 1-24 • **Output Buffer Latches**

Figure 1-23 • **Input Buffer Latches**

Decode Module Timing

Figure 1-25 • **Decode Module Timing**

Figure 1-26 • **SRAM Timing Characteristics**

Dual-Port SRAM Timing Waveforms

Note: Identical timing for falling edge clock. Figure 1-27 • **42MX SRAM Write Operation**

Note: Identical timing for falling edge clock.

Figure 1-28 • **42MX SRAM Synchronous Read Operation**

Figure 1-30 • **42MX SRAM Asynchronous Read Operation—Type 2**

Predictable Performance: Tight Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer routing tracks.

The MX FPGAs deliver a tight fanout delay distribution, which is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Microsemi's patented antifuse offers a very low resistive/capacitive interconnect. The antifuses, fabricated in 0.45 μ lithography, offer nominal levels of 100 Ω resistance and 7.0 femtofarad (fF) capacitance per antifuse.

MX fanout distribution is also tight due to the low number of antifuses required for each interconnect path. The proprietary architecture limits the number of antifuses per path to a maximum of four, with 90 percent of interconnects using only two antifuses.

Timing Characteristics

Device timing characteristics fall into three categories: family-dependent, device-dependent, and designdependent. The input and output buffer characteristics are common to all MX devices. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after place-and-route of the user's design is complete. Delay values may then be determined by using the Timer tool in the Designer software or by performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays in this datasheet apply to typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment in Designer software prior to placement and routing. Up to 6% of the nets in a design may be designated as critical.

Long Tracks

Some nets in the design use long tracks, which are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections, which increase capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks add approximately a 3 ns to a 6 ns delay, which is represented statistically in higher fanout (FO=8) routing delays in the datasheet specifications section beginning on page [1-18.](#page-21-0)

Timing Derating

MX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature and worst-case processing.

Temperature and Voltage Derating Factors

42MX Derating Factor (Normalized to T_J = 125°C, VCCA/VCCI = 4.75 V

Note: This derating factor applies to all routing and propagation delays.

Figure 1-31 • **42MX Junction Temperature and Voltage Derating Curves** (Normalized to $T_J = 125$ °C, VCCA/VCCI = $4.75V$)

40MX Derating Factor (Normalized to $T_J = 125^{\circ}$ **C, VCC = 4.75V)**

Note: This derating factor applies to all routing and propagation delays.

Figure 1-32 • **40MX Junction Temperature and Voltage Derating Curves** (Normalized to $T_J = 125^{\circ}$ C, VCC 4.75V)

Timing Characteristics

The timing numbers in the datasheet represent sample timing characteristics of the devices. Refer to the Timer tool in the Designer software for design-specific timing information.

Table 1-9 • **A40MX02 Timing Characteristics (Nominal 5.0V Operation)**

Worst-Case Automotive Conditions, VCC = 4.75V, TJ = 125°C

		Std. Speed		
Parameter	Description	Min.	Max.	Units
Logic Module Propagation Delays ¹				
t_{PD1}	Single Module		2.2	ns
t _{PD2}	Dual-Module Macros		4.7	ns
t_{CO}	Sequential Clock-to-Q		2.2	ns
t _{GO}	Latch G-to-Q		2.2	ns
t_{RS}	Flip-Flop (Latch) Reset-to-Q		2.2	ns
	Logic Module Predicted Routing Delays ¹			
t_{RD1}	FO=1 Routing Delay		2.3	ns
t _{RD2}	FO=2 Routing Delay		3.2	ns
t_{RD3}	FO=3 Routing Delay		4.2	ns
t_{RD4}	FO=4 Routing Delay		5.1	ns
t_{RD8}	FO=8 Routing Delay		8.8	ns
	Logic Module Sequential Timing ²			
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up	5.4		ns
t_{HD} ³	Flip-Flop (Latch) Data Input Hold	0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	5.4		ns
^t HENA	Flip-Flop (Latch) Enable Hold	0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse	5.8		ns
t _{WASYN}	Flip-Flop (Latch)	5.8		ns
t_A	Flip-Flop Clock Input Period	8.7		ns
f_{MAX}	Flip-Flop (Latch) Clock Frequency		116	MHz
	Input Module Propagation Delays			
t_{INYH}	Pad-to-Y HIGH		1.3	ns
^t INYL	Pad-to-Y LOW		1.2	ns
Input Module Predicted Routing Delays ¹				
t _{IRD1}	FO=1 Routing Delay		3.7	ns
t _{IRD2}	FO=2 Routing Delay		4.6	ns
^t IRD3	FO=3 Routing Delay		5.6	ns
t _{IRD4}	FO=4 Routing Delay		6.5	ns
t _{IRD8}	FO=8 Routing Delay		10.2	ns

Notes:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2. Setup times assume a fanout of 3. Further testing information can be obtained from the Timer tool.

3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool in Designer to check the hold time for this macro.

4. Delays based on 35 pF loading.

Table 1-9 • **A40MX02 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, VCC = 4.75V, TJ = 125°C (continued)**

Notes:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2. Setup times assume a fanout of 3. Further testing information can be obtained from the Timer tool.

3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool in Designer to check the hold time for this macro.

4. Delays based on 35 pF loading.
		Std. Speed				
Parameter	Description	Min.	Max.	Units		
	Logic Module Propagation Delays ¹					
t_{PD1}	Single Module		2.2	ns		
t _{PD2}	Dual-Module Macros		4.7	ns		
t_{CO}	Sequential Clock-to-Q		2.2	ns		
t_{GO}	Latch G-to-Q		2.2	ns		
t_{RS}	Flip-Flop (Latch) Reset-to-Q		2.2	ns		
Logic Module Predicted Routing Delays ¹						
t_{RD1}	FO=1 Routing Delay		2.4	ns		
t _{RD2}	FO=2 Routing Delay		3.4	ns		
t_{RD3}	FO=3 Routing Delay		4.3	ns		
t_{RDA}	FO=4 Routing Delay		5.2	ns		
t _{RD8}	FO=8 Routing Delay		9.0	ns		
Logic Module Sequential Timing ²						
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up	5.4		ns		
t_{HD} ³	Flip-Flop (Latch) Data Input Hold	0.0		ns		
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	5.4		ns		
^t HENA	Flip-Flop (Latch) Enable Hold	0.0		ns		
^t WCLKA	Flip-Flop (Latch) Clock Active Pulse	5.8		ns		
t _{WASYN}	Flip-Flop (Latch)	5.8		ns		
t_A	Flip-Flop Clock Input Period	8.7		ns		
f_{MAX}	Flip-Flop (Latch) Clock Frequency		116	MHz		
Input Module Propagation Delays						
t_{INYH}	Pad-to-Y HIGH		1.3	ns		
t _{INYL}	Pad-to-Y LOW		1.2	ns		
Input Module Predicted Routing Delays ¹						
t _{IRD1}	FO=1 Routing Delay		3.7	ns		
t _{IRD2}	FO=2 Routing Delay		4.6	ns		
t _{IRD3}	FO=3 Routing Delay		5.6	ns		
t _{IRD4}	FO=4 Routing Delay		6.5	ns		
t _{IRD8}	FO=8 Routing Delay		10.2	ns		

Table 1-10 • **A40MX04 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, VCC = 4.75 V, TJ = 125°C**

Notes:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2. Setup times assume a fanout of 3. Further testing information can be obtained from the Timer tool.

3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool in Designer to check the hold time for this macro.

Table 1-10 • **A40MX04 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, VCC = 4.75 V, TJ = 125°C**

Notes:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2. Setup times assume a fanout of 3. Further testing information can be obtained from the Timer tool.

3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool in Designer to check the hold time for this macro.

Notes:

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUB}$, point and position whichever is *appropriate.*

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.

4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

Table 1-12 • **A42MX16 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, VCCA = 4.75 V, T_J = 125°C**

Notes:

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUB}$, point and position whichever is *appropriate.*

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.

4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

Table 1-12 • **A42MX16 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, VCCA = 4.75 V, T_J = 125°C**

Notes:

1. For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn} , t_{CO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , point and position whichever is *appropriate.*

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.

4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

Table 1-13 • **A42MX24 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, VCCA = 4.75 V, T_J = 125°C**

Notes:

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

			Std. Speed		
Parameter	Description		Min.	Max.	Units
	Input Module Predicted Routing Delays ²				
t _{IRD1}	FO=1 Routing Delay			3.1	ns
t _{IRD2}	FO=2 Routing Delay			3.5	ns
t _{IRD3}	FO=3 Routing Delay			3.8	ns
t _{IRD4}	FO=4 Routing Delay			4.2	ns
t _{IRD8}	FO=8 Routing Delay			5.8	ns
Global Clock Network					
t_{CKH}	Input Low to HIGH	$FO = 32$		4.4	ns
		$FO = 486$		4.9	ns
t _{CKL}	Input High to LOW	$FO = 32$		6.1	ns
		$FO = 486$		7.1	ns
t_{PWH}	Minimum Pulse Width HIGH	$FO = 32$	3.6		ns
		$FO = 486$	4.0		ns
t _{PWL}	Minimum Pulse Width LOW	$FO = 32$	3.6		ns
		$FO = 486$	4.0		ns
t _{CKSW}	Maximum Skew	$FO = 32$		0.9	ns
		$FO = 486$		0.9	ns
t _{SUEXT}	Input Latch External Setup	$FO = 32$	0.0		ns
		$FO = 486$	0.0		ns
^t HEXT	Input Latch External Hold	$FO = 32$	4.6		ns
		$FO = 486$	5.5		ns
t_{P}	Minimum Period	$FO = 32$	7.4		ns
		$FO = 486$	8.0		ns
f_{MAX}	Maximum Frequency	$FO = 32$		135	MHz
		$FO = 486$		124	MHz

Table 1-13 • **A42MX24 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, VCCA = 4.75 V, T_J = 125°C**

Notes:

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

Table 1-13 • **A42MX24 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, VCCA = 4.75 V, T_J = 125°C**

Notes:

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

Notes:

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

Table 1-14 • **A42MX36 Timing Characteristics (Nominal 5.0 V Operation)** Worst-Case Automotive Conditions, VCCA = 4.75 V, T_J = 125°C (continued)

Notes:

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

Table 1-14 • **A42MX36 Timing Characteristics (Nominal 5.0 V Operation)** Worst-Case Automotive Conditions, VCCA = 4.75 V, T_J = 125°C (continued)

Notes:

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

Table 1-14 • **A42MX36 Timing Characteristics (Nominal 5.0 V Operation)** Worst-Case Automotive Conditions, VCCA = 4.75 V, T_J = 125°C (continued)

Notes:

- 1. For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn} , t_{CO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- *2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.*
- *3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.*
- *4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.*
- *5. Delays based on 35 pF loading.*

Table 1-11 • **A42MX09 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, VCCA = 4.75 V, T_J = 125°C**

Notes:

- 1. For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn} , t_{CO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- *2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for* estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- *3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.*
- *4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.*
- *5. Delays based on 35 pF loading.*

			Std. Speed		
Parameter	Description		Min.	Max.	Units
t_{SUD}	Flip-Flop (Latch) Data Input Set-Up		0.4		ns
^t HD	Flip-Flop (Latch) Data Input Hold		0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up		0.6		ns
t_{HENA}	Flip-Flop (Latch) Enable Hold		0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width		4.8		ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width		6.3		ns
t_A	Flip-Flop Clock Input Period		4.8		ns
t_{INH}	Input Buffer Latch Hold		0.0		ns
t _{INSU}	Input Buffer Latch Set-Up		0.4		ns
t _{OUTH}	Output Buffer Latch Hold		0.0		ns
t _{outsu}	Output Buffer Latch Set-Up		0.4		ns
f_{MAX}	Flip-Flop (Latch) Clock Frequency			174	MHz
	Input Module Propagation Delays				
t_{INYH}	Pad-to-Y HIGH			1.8	ns
t _{INYL}	Pad-to-Y LOW			1.3	ns
tl _{NGH}	G to Y HIGH			2.1	ns
t _{INGL}	G to Y LOW			2.1	ns
	Input Module Predicted Routing Delays ²				
t _{IRD1}	FO=1 Routing Delay			3.4	ns
t _{IRD2}	FO=2 Routing Delay			3.8	ns
^t IRD3	FO=3 Routing Delay			4.2	ns
t _{IRD4}	FO=4 Routing Delay			4.6	ns
^t IRD8	FO=8 Routing Delay			6.2	ns
Global Clock Network					
t_{CKH}	Input Low to HIGH	$FO = 32$		4.0	ns
		$FO = 256$		4.5	ns
t _{CKL}	Input High to LOW	$FO = 32$		5.8	ns
		$FO = 256$		6.4	ns
t _{PWH}	Minimum Pulse Width HIGH	$FO = 32$	2.0		ns

Table 1-11 • **A42MX09 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, VCCA = 4.75 V, T_J = 125°C**

Notes:

1. For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn} , t_{CO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.

4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

Table 1-11 • **A42MX09 Timing Characteristics (Nominal 5.0 V Operation) Worst-Case Automotive Conditions, VCCA = 4.75 V, T_J = 125°C**

Notes:

1. For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn} , t_{CO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.

4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

Pin Descriptions

CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

DCLK, I/O Diagnostic Clock

TTL clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

GND Ground

Input LOW supply voltage.

I/O Input/Output

Input, output, tristate, or bidirectional buffer. Input and output levels are compatible with standard TTL specifications. Unused I/O pins are configured by the Designer software as shown in [Table 1-15.](#page-50-0)

Table 1-15 • **Configuration of Unused I/Os**

In all cases, it is recommended to tie all unused I/O pins to LOW on the board. This applies to all dualpurpose pins when configured as I/Os as well.

MODE Mode

Controls the use of multifunction pins (DCLK, PRA, PRB, SDI, TDO). To provide verification capability, the MODE pin should be held HIGH. To facilitate this, the MODE pin should be tied to GND through a 10kΩ resistor so that the MODE pin can be pulled HIGH when required.

NC No Connection

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

PRA/B, I/O Probe

The Probe pin is used to output data from any user-defined design node within the device. Each diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. The Probe pin is accessible when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

QCLKA,B,C,D, I/O Quadrant Clock

Quadrant clock inputs for A42MX36 devices. When not used as a register control signal, these pins can function as general-purpose I/Os.

SDI, I/O Serial Data Input

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

SDO, TDO, I/O Serial Data Output

Serial data output for diagnostic probe and device programming. SDO is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low. SDO is available for 42MX devices only.

When Silicon Explorer II is being used, SDO will act as an output while the "checksum" is run. It will return to user I/O when "checksum" is complete.

TCK, I/O Test Clock

Clock signal to shift the Boundary Scan Test (BST) data into the device. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer software. BST pins are only available in the A42MX24 and A42MX36 devices.

TDI, I/O Test Data In

Serial data input for BST instructions and data. Data is shifted in on the rising edge of TCK. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer software. BST pins are only available in the A42MX24 and A42MX36 devices.

TDO, I/O Test Data Out

Serial data output for BST instructions and test data. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer software. BST pins are only available in the A42MX24 and A42MX36 devices.

TMS, I/O Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI and TDO pins are boundary-scan pins. Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached five TCK cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications. IEEE JTAG specification recommends a 10kΩ pull-up resistor on the pin. BST pins are only available in A42MX24 and A42MX36 devices.

VCC Supply Voltage

Supply voltage for 40MX devices.

VCCA Supply Voltage

Supply voltage for array in 42MX devices.

VCCI Supply Voltage

Supply voltage for I/Os in 42MX devices.

WD, I/O Wide Decode Output

When a wide decode module is used in a an A42MX24 or A42MX36 device, this pin can be used as a dedicated output from the wide decode module. This direct connection eliminates additional interconnect delays associated with regular logic modules. To implement the direct I/O connection, connect an output buffer of any type to the output of the wide decode macro and place this output on one of the reserved WD pins. When a wide decode module is not used, this pin functions as a regular I/O pin.

PL68

Note

PL84

Note

PQ100

Note

PQ160

Note

VQ80

Note

PQ208

Note

PQ240

Note

VQ100

Note

Package Pin Assignments

TQ176

Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.microsemi.com/soc/products/rescenter/package/index.html>.

Package Pin Assignments

Package Pin Assignments

3 – Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Datasheet Categories

Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

Production

This version contains information that is considered to be final.

Export Administration Regulations (EAR)

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at [http://www.microsemi.com/soc/documents/ORT_Report.pdf.](http://www.microsemi.com/soc/documents/ORT_Report.pdf) Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.