# A5G26H110N

# Airfast RF Power GaN Transistor

Rev. 0 — March 2022 Data Sheet: Technical Data

This 15 W asymmetrical Doherty RF power GaN transistor is designed for cellular base station applications requiring very wide instantaneous bandwidth capability covering the frequency range of 2496 to 2690 MHz.

This part is characterized and performance is guaranteed for applications operating in the 2496 to 2690 MHz band. There is no guarantee of performance when this part is used in applications designed outside of these frequencies.

#### 2600 MHz

Typical Doherty Single–Carrier W–CDMA Reference Circuit Performance:
 V<sub>DD</sub> = 48 Vdc, I<sub>DQA</sub> = 46 mA, V<sub>GSB</sub> = -4.45 Vdc, P<sub>out</sub> = 15 W Avg., Input Signal PAR = 9.9 dB @ 0.01% Probability on CCDF. (1)

Frequency	G <sub>ps</sub> (dB)	η <sub>D</sub> (%)	Output PAR (dB)	ACPR (dBc)
2496 MHz	16.2	58.5	8.6	-29.2
2595 MHz	17.0	57.1	8.7	-33.4
2690 MHz	16.7	58.2	8.2	-34.6

1. All data measured in reference circuit with device soldered to printed circuit board.


#### **Features**

- · High terminal impedances for optimal broadband performance
- Improved linearized error vector magnitude with next generation signal
- Able to withstand extremely high output VSWR and broadband operating conditions
- Designed for low complexity analog or digital linearization systems
- · Optimized for massive MIMO active antenna systems for 5G base stations

## A5G26H110N

2496-2690 MHz, 15 W Avg., 48 V AIRFAST RF POWER GaN TRANSISTOR





Note: Exposed backside of the package is the source terminal for the transistor.

Figure 1. Pin Connections



### **Table 1. Maximum Ratings**

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	125	Vdc
Gate-Source Voltage	V <sub>GS</sub>	-8, 0	Vdc
Operating Voltage	$V_{DD}$	55	Vdc
Maximum Forward Gate Current, I <sub>G (A+B)</sub> , @ T <sub>C</sub> = 25°C	I <sub>GMAX</sub>	13.3	mA
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Case Operating Temperature Range	T <sub>C</sub>	-55 to +150	°C
Maximum Channel Temperature	T <sub>CH</sub>	225	°C

### **Table 2. Recommended Operating Conditions**

Rating	Symbol	Value	Unit
Operating Voltage	$V_{DD}$	48	Vdc

#### **Table 3. Thermal Characteristics**

Characteristic	Symbol	Value	Unit
Thermal Resistance by Infrared Measurement, Active Die Surface-to-Case Case Temperature 115°C, P <sub>D</sub> = 14.7 W	R <sub>θJC</sub> (IR)	1.8 (1)	°C/W
Thermal Resistance by Finite Element Analysis, Channel-to-Case Case Temperature 115°C, P <sub>D</sub> = 14.7 W	R <sub>θCHC</sub> (FEA)	6.2 (2)	°C/W

#### **Table 4. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JS-001-2017)	1B
Charge Device Model (per JS-002-2014)	C3

## **Table 5. Moisture Sensitivity Level**

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

### Table 6. Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Off Characteristics (3)					
	I <sub>D(BR)</sub>	_ _	_ _	2.1 3.9	mAdc
On Characteristics — Side A, Carrier					
Gate Threshold Voltage ( $V_{DS} = 10 \text{ Vdc}$ , $I_D = 4.6 \text{ mAdc}$ )	V <sub>GS(th)</sub>	-4.6	-3.0	-1.9	Vdc
Gate Quiescent Voltage (V <sub>DD</sub> = 48 Vdc, I <sub>DA</sub> = 35 mAdc, Measured in Functional Test)	V <sub>GSA(Q)</sub>	-3.0	-2.5	-2.0	Vdc
Gate-Source Leakage Current (V <sub>DS</sub> = 150 Vdc, V <sub>GS</sub> = -8 Vdc)	I <sub>GSS</sub>	-2.1	_	_	mAdc
On Characteristics — Side B, Peaking					
Gate Threshold Voltage (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 8.7 mAdc)	V <sub>GS(th)</sub>	-4.6	-3.0	-1.9	Vdc
Gate-Source Leakage Current (V <sub>DS</sub> = 150 Vdc, V <sub>GS</sub> = -8 Vdc)	I <sub>GSS</sub>	-3.9	_	_	mAdc

- 1. Refer to AN1955, Thermal Measurement Methodology of RF Power Amplifiers. Go to http://www.nxp.com/RF and search for AN1955.
- 2.  $R_{\theta CHC}$  (FEA) must be used for purposes related to reliability and limitations on maximum channel temperature. MTTF may be estimated by the expression MTTF (hours) =  $10^{[A+B/(T+273)]}$ , where T is the channel temperature in degrees Celsius, A = -11.6 and B = 9129.
- 3. Each side of device measured separately.

(continued)

A5G26H110N Airfast RF Power GaN Transistor, Rev. 0, March 2022

Data Sheet: Technical Data 2 / 11

### Table 6. Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted) (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
Functional Tests (1) (In NXP Doherty Production Test Fixture, 50 ohm sys Pout = 15 W Avg., f = 2600 MHz, 1-tone CW. [See note on correct biasin			35 mA, V <sub>GSB</sub>	$= (V_t - 2.2) V$	/dc,

Power Gain	G <sub>ps</sub>	15.0	17.7	21.0	dB
Drain Efficiency	$\eta_{D}$	45.0	51.7	_	%
Pout @ 6 dB Compression Point	P6dB	45.5	47.9	_	dBm

Wideband Ruggedness  $^{(2)}$  (In NXP Doherty Reference Circuit, 50 ohm system)  $I_{DQA} = 50$  mA,  $V_{GSB} = -4.30$  Vdc, f = 2595 MHz, Additive White Gaussian Noise (AWGN) with 10 dB PAR

ISBW of 400 MHz at 55 Vdc, 15 W Avg. Modulated Output Power (3 dB Input Overdrive from 15 W Avg. Modulated Output Power)	No Device Degradation
, , ,	

Typical Performance <sup>(2)</sup> (In NXP Doherty Reference Circuit, 50 ohm system) V<sub>DD</sub> = 48 Vdc, I<sub>DQA</sub> = 46 mA, V<sub>GSB</sub> = -4.45 Vdc, 2496–2690 MHz Bandwidth

2490—2090 MITZ Bariuwidiri					
VBW Resonance Point (IMD Third Order Intermodulation Inflection Point)	VBW <sub>res</sub>	_	200	_	MHz
Gain Flatness in 194 MHz Bandwidth @ Pout = 15 W Avg.	G <sub>F</sub>	_	0.8	_	dB
Fast CW, 27 ms Sweep					
Pout @ 6 dB Compression Point	P6dB	_	112	_	W
AM/PM (Maximum value measured at the P6dB compression point across the 2496–2690 MHz bandwidth)	Φ	_	-11	_	٥
Gain Variation over Temperature (–40°C to +85°C)	ΔG	_	0.025	_	dB/°C
Output Power Variation over Temperature (-40°C to +85°C)	∆P6dB	_	0.008	_	dB/°C

#### **Table 7. Ordering Information**

Device	Tape and Reel Information	Package
A5G26H110NT4	T4 Suffix = 2,500 Units, 16 mm Tape Width, 13-inch Reel	DFN 7 × 6.5

- 1. Part internally input matched.
- 2. All data measured in reference circuit with device soldered to printed circuit board.

### NOTE: Correct Biasing Sequence for GaN Depletion Mode Transistors in a Doherty Configuration

### Bias ON the device


- 1. Set gate voltage  $V_{GSA}$  and  $V_{GSB}$  to -5 V.
- 2. Set drain voltage  $V_{\mbox{\footnotesize{DSA}}}$  and  $V_{\mbox{\footnotesize{DSB}}}$  to nominal supply voltage (+48 V).
- 3. Increase  $V_{\mbox{\footnotesize GSA}}$  (carrier side) until  $I_{\mbox{\footnotesize DQA}}$  current is attained.
- 4. Increase  $V_{\mbox{\footnotesize GSB}}$  (peaking side) to target bias voltage.
- 5. Apply RF input power to desired level.

#### Bias OFF the device

- 1. Disable RF input power.
- 2. Adjust gate voltage  $V_{\mbox{\footnotesize GSA}}$  and  $V_{\mbox{\footnotesize GSB}}$  to -5 V.
- 3. Adjust drain voltage  $V_{DSA}$  and  $V_{DSB}$  to 0 V. Allow adequate time for drain voltage to reduce to 0 V from external drain capacitors.
- 4. Disable  $V_{GSA}$  and  $V_{GSB}$ .


Data Sheet: Technical Data 3 / 11

## **Package Information**



Data Sheet: Technical Data 4 / 11

S0T2030-1




 MECHANICAL OUTLINE
 STANDARD:
 DRAWING NUMBER:
 REVISION:
 PAGE:

 PRINT VERSION NOT TO SCALE
 NON JEDEC
 98ASA01485D
 A
 2

Data Sheet: Technical Data 5 / 11

SOT2030-1




## PCB DESIGN GUIDELINES - SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

NXP B.V.	ALL RIGHTS RESERVED		DATE: 02	2 APR 2020
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01485D	Α	3

Data Sheet: Technical Data 6 / 11

SOT2030-1




## PCB DESIGN GUIDELINES - I/O PADS AND SOLDERABLE AREA

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

NXP B.V. ALL RIGHTS RESERVED			DATE: 02	2 APR 2020
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01485D	Α	4

Data Sheet: Technical Data 7 / 11

SOT2030-1



STENCIL THICKNESS 0.125 OR 0.15

### PCB DESIGN GUIDELINES - SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

NXP B.V. ALL RIGHTS RESERVED		DATE: 02	2 APR 2020	
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01485D	Α	5

Data Sheet: Technical Data 8 / 11

SOT2030-1

9 / 11

#### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

COPLANARITY APPLIES TO LEADS AND DIE ATTACH FLAG.

RADIUS ON LEAD AND DIE ATTACH FLAG IS OPTIONAL.

NXP B.V.	ALL RIGHTS RESERVED		DATE: 0	2 APR 2020
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01485D	Α	6

## **Product Documentation and Software**

Refer to the following resources to aid your design process.

### **Application Notes**

- AN1907: Solder Reflow Attach Method for High Power RF Devices in Plastic Packages
- AN1955: Thermal Measurement Methodology of RF Power Amplifiers

#### Software

.s2p File

## **Revision History**

The following table summarizes revisions to this document.

Revision	Date	Description
0	Mar. 2022	Initial release of data sheet

Data Sheet: Technical Data 10 / 11