# A5G35H110N

## Airfast RF Power GaN Transistor

Rev. 0 — December 2021 Data Sheet: Technical Data

This 15.1 W asymmetrical Doherty RF power GaN transistor is designed for cellular base station applications requiring very wide instantaneous bandwidth capability covering the frequency range of 3300 to 3700 MHz.

This part is characterized and performance is guaranteed for applications operating in the 3300 to 3700 MHz band. There is no guarantee of performance when this part is used in applications designed outside of these frequencies.

#### 3500 MHz

Typical Doherty Single- Carrier W- CDMA Reference Circuit Performance:
 V<sub>DD</sub> = 48 Vdc, I<sub>DQA</sub> = 70 mA, V<sub>GSB</sub> = -4.1 Vdc, P<sub>out</sub> = 15.1 W Avg., Input Signal PAR = 9.9 dB @ 0.01% Probability on CCDF. (1)

Frequency	G <sub>ps</sub> (dB)	η <sub>D</sub> (%)	Output PAR (dB)	ACPR (dBc)
3300 MHz	14.8	57.6	7.5	-27.9
3400 MHz	15.4	55.7	7.8	-29.3
3500 MHz	15.8	54.0	8.0	-30.8
3600 MHz	15.8	54.3	7.8	-31.1
3700 MHz	14.9	54.3	7.4	<del>-31.0</del>

1. All data measured in reference circuit with device soldered to printed circuit board.

#### **Features**


- · High terminal impedances for optimal broadband performance
- · Improved linearized error vector magnitude with next generation signal
- Able to withstand extremely high output VSWR and broadband operating conditions
- Designed for low complexity analog or digital linearization systems
- Optimized for massive MIMO active antenna systems for 5G base stations

### A5G35H110N

#### 3300-3700 MHz, 15.1 W Avg., 48 V AIRFAST RF POWER GaN TRANSISTOR



DFN 7 × 6.5 PLASTIC



Note: Exposed backside of the package is the source terminal for the transistor.

Figure 1. Pin Connections



#### **Table 1. Maximum Ratings**

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	125	Vdc
Gate-Source Voltage	V <sub>GS</sub>	-8, 0	Vdc
Operating Voltage	$V_{DD}$	55	Vdc
Maximum Forward Gate Current, I <sub>G (A+B)</sub> , @ T <sub>C</sub> = 25°C	I <sub>GMAX</sub>	13.3	mA
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Case Operating Temperature Range	T <sub>C</sub>	-55 to +150	°C
Maximum Channel Temperature	T <sub>CH</sub>	225	°C

#### **Table 2. Recommended Operating Conditions**

Rating	Symbol	Value	Unit
Operating Voltage	$V_{DD}$	48	Vdc

#### **Table 3. Thermal Characteristics**

Characteristic	Symbol	Value	Unit
Thermal Resistance by Infrared Measurement, Active Die Surface-to-Case Case Temperature 120°C, P <sub>D</sub> = 14.2 W	R <sub>θJC</sub> (IR)	2.8 (1)	°C/W
Thermal Resistance by Finite Element Analysis, Channel-to-Case Case Temperature 120°C, P <sub>D</sub> = 14.2 W	R <sub>θCHC</sub> (FEA)	5.9 (2)	°C/W

#### **Table 4. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JS-001-2017)	1B
Charge Device Model (per JS-002-2014)	C3

### **Table 5. Moisture Sensitivity Level**

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

### Table 6. Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Off Characteristics (3)					
Off-State Drain Leakage	I <sub>D(BR)</sub>				mAdc
$(V_{DS} = 150 \text{ Vdc}, V_{GS} = -8 \text{ Vdc})$ Carrier $(V_{DS} = 150 \text{ Vdc}, V_{GS} = -8 \text{ Vdc})$ Peaking		_		2.1 3.9	
t be t de ,				0.9	
On Characteristics — Side A, Carrier	On Characteristics — Side A, Carrier				
Gate Threshold Voltage $(V_{DS} = 10 \text{ Vdc}, I_D = 4.6 \text{ mAdc})$	V <sub>GS(th)</sub>	-4.6	-3.0	-1.9	Vdc
Gate Quiescent Voltage (V <sub>DD</sub> = 48 Vdc, I <sub>DA</sub> = 60 mAdc, Measured in Functional Test)	V <sub>GSA(Q)</sub>	-3.0	-2.4	-2.0	Vdc
Gate- Source Leakage Current (V <sub>DS</sub> = 150 Vdc, V <sub>GS</sub> = -8 Vdc)	I <sub>GSS</sub>	-2.1	_	_	mAdc
On Characteristics — Side B, Peaking					
Gate Threshold Voltage (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 8.7 mAdc)	V <sub>GS(th)</sub>	-4.6	-3.0	-1.9	Vdc
Gate- Source Leakage Current (V <sub>DS</sub> = 150 Vdc, V <sub>GS</sub> = -8 Vdc)	I <sub>GSS</sub>	-3.9	_	_	mAdc

- 1. Refer to AN1955, Thermal Measurement Methodology of RF Power Amplifiers. Go to <a href="http://www.nxp.com/RF">http://www.nxp.com/RF</a> and search for AN1955.
- 2.  $R_{\theta CHC}$  (FEA) must be used for purposes related to reliability and limitations on maximum channel temperature. MTTF may be estimated by the expression MTTF (hours) =  $10^{[A + B/(T + 273)]}$ , where T is the channel temperature in degrees Celsius, A = -11.1 and B = 8366.
- 3. Each side of device measured separately.

(continued)

A5G35H110N Airfast RF Power GaN Transistor, Rev. 0, December 2021

Data Sheet: Technical Data 2 / 11

#### Table 6. Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted) (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
Functional Tests (1) (In NXP Doherty Production Test Fixture, 50 ohm system) $V_{DD} = 48 \text{ Vdc}$ , $I_{DQA} = 60 \text{ mA}$ , $V_{GSB} = (V_t - 1.65) \text{ Vdc}$ ,					
P <sub>out</sub> = 12.6 W Avg., f = 3500 MHz, 1-tone CW. [See note on correct biasing sequence.]					

Power Gain	G <sub>ps</sub>	13.0	15.3	19.0	dB
Drain Efficiency	$\eta_{D}$	40.0	45.3	_	%
Pout @ 6 dB Compression Point	P6dB	46.0	47.6	_	dBm

Wideband Ruggedness  $^{(2)}$  (In NXP Doherty Reference Circuit, 50 ohm system)  $I_{DQA} = 70$  mA,  $V_{GSB} = -4.1$  Vdc, f = 3500 MHz, Additive White Gaussian Noise (AWGN) with 10 dB PAR

ISBW of 400 MHz at 55 Vdc, 30.2 W Avg. Modulated Output Power (3 dB Input Overdrive from 15.1 W Avg. Modulated Output Power)	No Device Degradation
(3 db input Overdrive from 13.1 w Avg. Modulated Odiput Fower)	

Typical Performance (2) (In NXP Doherty Reference Circuit, 50 ohm system)  $V_{DD} = 48 \text{ Vdc}$ ,  $I_{DQA} = 70 \text{ mA}$ ,  $V_{GSB} = -4.1 \text{ Vdc}$ , 3400-3600 MHz Bandwidth

5400-5000 Miliz Daliawidili					
VBW Resonance Point (IMD Third Order Intermodulation Inflection Point)	VBW <sub>res</sub>	_	300	_	MHz
Gain Flatness in 200 MHz Bandwidth @ Pout = 15.1 W Avg.	G <sub>F</sub>	_	0.4	_	dB
Fast CW, 27 ms Sweep					
P <sub>out</sub> @ 6 dB Compression Point	P6dB	_	87	_	W
AM/PM (Maximum value measured at the P6dB compression point across the 3400–3600 MHz bandwidth)	Φ	_	-6	_	۰
Gain Variation over Temperature (-40°C to +85°C)	ΔG	_	0.03	_	dB/°C
Output Power Variation over Temperature (–40°C to +85°C)	ΔP6dB	_	0.001	_	dB/°C

#### **Table 7. Ordering Information**

Device	Tape and Reel Information	Package
A5G35H110NT4	T4 Suffix = 2,500 Units, 16 mm Tape Width, 13- inch Reel	DFN 7 × 6.5

- 1. Part internally input matched.
- 2. All data measured in reference circuit with device soldered to printed circuit board.

#### NOTE: Correct Biasing Sequence for GaN Depletion Mode Transistors in a Doherty Configuration

#### Bias ON the device


- 1. Set gate voltage  $V_{GSA}$  and  $V_{GSB}$  to -5 V.
- 2. Set drain voltage  $V_{\mbox{\footnotesize DSA}}$  and  $V_{\mbox{\footnotesize DSB}}$  to nominal supply voltage (+48 V).
- 3. Increase V<sub>GSA</sub> (carrier side) until I<sub>DQA</sub> current is attained.
- 4. Increase  $V_{\mbox{\footnotesize GSB}}$  (peaking side) to target bias voltage.
- 5. Apply RF input power to desired level.

#### Bias OFF the device

- 1. Disable RF input power.
- 2. Adjust gate voltage  $V_{GSA}$  and  $V_{GSB}$  to -5 V.
- 3. Adjust drain voltage  $V_{DSA}$  and  $V_{DSB}$  to 0 V. Allow adequate time for drain voltage to reduce to 0 V from external drain capacitors.
- 4. Disable V<sub>GSA</sub> and V<sub>GSB</sub>.


Data Sheet: Technical Data 3 / 11

## **Package Information**



Data Sheet: Technical Data 4 / 11

S0T2030-1




 MECHANICAL OUTLINE
 STANDARD:
 DRAWING NUMBER:
 REVISION:
 PAGE:

 PRINT VERSION NOT TO SCALE
 NON JEDEC
 98ASA01485D
 A
 2

Data Sheet: Technical Data 5 / 11

SOT2030-1




### PCB DESIGN GUIDELINES - SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

■ NXP B.V. ALL RIGHTS RESERVED DATE: 02 APR 2020				2 APR 2020
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01485D	Α	3

Data Sheet: Technical Data 6 / 11

SOT2030-1



## PCB DESIGN GUIDELINES - I/O PADS AND SOLDERABLE AREA


THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

■ NXP B.V. ALL RIGHTS RESERVED DATE: 02 APR 2020				2 APR 2020
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01485D	Α	4

Data Sheet: Technical Data 7 / 11

SOT2030-1

8 / 11



STENCIL THICKNESS 0.125 OR 0.15

#### PCB DESIGN GUIDELINES - SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

■ NXP B.V. ALL RIGHTS RESERVED DATE: 02 APR 2020			2 APR 2020	
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01485D	Α	5

A5G35H110N Airfast RF Power GaN Transistor, Rev. 0, December 2021

Data Sheet: Technical Data

S0T2030-1

#### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

 $\frac{\sqrt{3}}{\Delta}$  PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

COPLANARITY APPLIES TO LEADS AND DIE ATTACH FLAG.

RADIUS ON LEAD AND DIE ATTACH FLAG IS OPTIONAL.

■ NXP B.V. ALL RIGHTS RESERVED DATE: 02 APR 202			2 APR 2020	
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01485D	Α	6

Data Sheet: Technical Data 9 / 11

### **Product Documentation and Software**

Refer to the following resources to aid your design process.

#### **Application Notes**

- · AN1907: Solder Reflow Attach Method for High Power RF Devices in Plastic Packages
- AN1955: Thermal Measurement Methodology of RF Power Amplifiers

#### Software

.s2p File

## **Revision History**

The following table summarizes revisions to this document.

Revision	Date	Description
0	Dec. 2021	Initial release of data sheet

Data Sheet: Technical Data 10 / 11