Rev. 0 — February 2023

The A5M34TG140-TC is a fully integrated Doherty power amplifier module designed for wireless infrastructure applications that demand high performance in the smallest footprint. Ideal for applications in massive MIMO systems, outdoor small cells and low power remote radio heads. The field-proven LDMOS and GaN on SiC power amplifiers are designed for TDD LTE and 5G systems.

3300-3670 MHz

• Typical LTE Performance: $P_{out} = 10.7 \text{ W Avg.}$, $V_{DC1} = V_{DP1} = 5 \text{ Vdc}$, $V_{DC2} = V_{DP2} = 48 \text{ Vdc}$, $1 \times 20 \text{ MHz}$ LTE, Input Signal PAR = 8 dB @ 0.01% Probability on CCDF. ⁽¹⁾

Carrier Center Frequency	Gain (dB)	ACPR (dBc)	PAE (%)
3310 MHz	31.2	-30.7	42.1
3500 MHz	31.0	-30.8	46.0
3660 MHz	30.7	-31.4	48.0

1. All data measured with device soldered in NXP reference circuit.

Features

- 2-stage module solution that includes an LDMOS integrated circuit as a driver and a GaN final stage amplifier
- Advanced high performance in-package Doherty
- Thermal path is separated from electrical/solder connection path for enhanced thermal dissipation
- Fully matched (50 ohm input/output, DC blocked)
- · Designed for low complexity digital linearization systems
- Reduced memory effects for improved linearized error vector magnitude


Data Sheet: Technical Data

A5M34TG140-TC

3300–3670 MHz, 31 dB, 10.7 W Avg. AIRFAST POWER AMPLIFIER MODULE







1. V_{DP2} and V_{DC2} are DC coupled internal to the package and must be powered by a single DC power supply.

Table 1. Functional Pin Description

Pin Number	Pin Function	Pin Description
1, 3, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 22, 25, 28	GND	Ground
2	RF _{in}	RF Input
4	V _{DP1}	Peaking Drain Supply, Stage 1
5, 23	N.C.	No Connection
6	V _{DP2}	Peaking Drain Supply, Stage 2
17	RF _{out}	RF Output
21	V _{DC2}	Carrier Drain Supply, Stage 2
24	V _{DC1}	Carrier Drain Supply, Stage 1
26	V _{GC2}	Carrier Gate Supply, Stage 2
27	V _{GC1}	Carrier Gate Supply, Stage 1
29	V _{GP1}	Peaking Gate Supply, Stage 1
30	V _{GP2}	Peaking Gate Supply, Stage 2




Table 2. Maximum Ratings

Rating	Symbol	Symbol Value	
Gate-Bias Voltage Range	V _{G1} V _{G2}	−0.5 to +10 −6, 0	Vdc
Operating Voltage Range	V _{DD1} V _{DD2}	4.75 to 5.25 +38 to +55	Vdc
Maximum Forward Gate Current, $I_{G (A+B)}$, @ $T_{C} = 25^{\circ}C$	I _{GMAX}	11.3	mA
Storage Temperature Range	T _{stg}	-65 to +150	°C
Case Operating Temperature	T _C	125	°C
Maximum Channel Temperature	T _{CH}	225	°C
Peak Input Power (3500 MHz, Pulsed CW, 10 μsec(on), 10% Duty Cycle, V _{DC1} = V _{DP1} = 5 Vdc, V _{DC2} = V _{DP2} = 48 Vdc)	P _{in}	28	dBm

Table 3. Lifetime

Characteristic	Symbol	Value	Unit
Mean Time to Failure Case Temperature 125°C, 75% Duty Cycle, 10.7 W Avg., V _{DC1} = V _{DP1} = 5 Vdc, V _{DC2} = V _{DP2} = 48 Vdc	MTTF	> 10	Years

Table 4. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance by Infrared Measurement, Active Die Surface-to-Case Case Temperature 125°C, P _D = 14.0 W	R _{θJC} (IR)	4.4 (1)	°C/W
Thermal Resistance by Finite Element Analysis, Channel-to-Case Case Temperature 125°C, P _D = 12.7 W	R _{θCHC} (FEA)	7.9 (2)	°C/W

Table 5. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JS-001-2017)	2
Charge Device Model (per JS-002-2014)	С3

Table 6. Moisture Sensitivity Level

Test Methodology	Rating Package Peak Temperature		Unit
Per JESD22-A113, EIA/IPC/JEDEC J-STD-020/JEDEC J-STD-075A	3/R6	250	°C

1. Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers.* Go to <u>http://www.nxp.com/RF</u> and search for AN1955. High conductivity thermal interface used.

2. $R_{\theta CHC}$ (FEA) must be used for purposes related to reliability and limitations on maximum channel temperature. MTTF may be estimated by the expression MTTF (hours) = $10^{[A + B/(T + 273)]}$, where *T* is the channel temperature in degrees Celsius, A = -11.6 and B = 9129.

Symbol	Min	Тур	Max	Unit
I _{D(BR)}	—	_	5.0	mAdc
I _{GLK}	-4.0		—	mAdc
Symbol	Тур	Ra	nge	Unit
		•		•
V _{GS(th)}	1.4	±).4	Vdc
V _{GS(Q)}	2.0	±0.4		Vdc
V _{GS(th)}	-2.7	±1.0		Vdc
V _{GS(Q)}	-2.7	±1.0		Vdc
V _{GS(th)}	1.4	±0.4		Vdc
V _{GS(Q)}	1.8	±0.4		Vdc
				•
V _{GS(th)}	-2.7	±1.0		Vdc
V _{GS(Q)}	-2.9	±1	1.0	Vdc
	ID(BR) IGLK Symbol VGS(th) VGS(Q) VGS(Q)	$\begin{tabular}{ c c c c } \hline I_{D(BR)} & & & \\ \hline I_{GLK} & -4.0 & & \\ \hline & & & \\ \hline \\ \hline$	$\begin{tabular}{ c c c c c } \hline I & I & I & I & I & I & I & I & I & I$	ID(BR) 5.0 IGLK -4.0 Symbol Typ Range VGS(th) 1.4 ± 0.4 VGS(Q) 2.0 ± 0.4 VGS(Q) -2.7 ± 1.0 VGS(Q) -2.7 ± 1.0 VGS(Q) 1.4 ± 0.4 VGS(Q) -2.7 ± 1.0 VGS(Q) 1.8 ± 0.4

1. Carrier side and Peaking side are tied together for these measurements.

(continued)

Table 7. Electrical Characteristics ($T_A = 25^{\circ}C$ unless otherwise noted) (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
Functional Tests — 3300 MHz ⁽¹⁾ (In NXP Doherty Production ATE ⁽²⁾ Test $I_{DQC1} = 145$ mA, $I_{DQC2} = 35$ mA, $I_{DQP1} = 30$ mA, $V_{GP2} = (V_{BIAS} - 0.4)$ ⁽³⁾ V	t Fixture, 50 o ′dc, P _{out} = 10.	hm system) V 7 W Avg., 1–t	_{DD1} = 5 Vdc, ^v one CW, f = 3	V _{DD2} = 48 Vdo 300 MHz.	2,

Gain	G	29.3	31.9	—	dB
Drain Efficiency	η_D	34.5	42.1	—	%
Pout @ 3 dB Compression Point	P3dB	48.0	49.1	—	dBm

Functional Tests — 3670 MHz ⁽¹⁾ (In NXP Doherty Production ATE ⁽²⁾ Test Fixture, 50 ohm system) $V_{DD1} = 5$ Vdc, $V_{DD2} = 48$ Vdc, locg = 145 mA, locg = 35 mA, locg = 30 mA, Vcg = (VgAs = 0.4) ⁽³⁾ Vdc, Part = 10.7 W Avg, 1-tone CW f = 3670 MHz

$I_{DQC1} = 145 \text{ mA}$, $I_{DQC2} = 35 \text{ mA}$, $I_{DQP1} = 30 \text{ mA}$, $V_{GP2} = (V_{BIAS} - 0.4) (V V V C, P_{out} = 10.7 \text{ W AV}, 1 - 1016 \text{ CVV}, 1 = 3670 \text{ WHZ}.$						
Gain	G	28.6	31.5	_	dB	
Drain Efficiency	η_D	43.0	49.3	—	%	
Pout @ 3 dB Compression Point	P3dB	48.4	49.7	_	dBm	

Wideband Ruggedness ⁽⁴⁾ (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system) $I_{DQC1} = 145 \text{ mA}$, $I_{DQC2} = 35 \text{ mA}$, $I_{DQP1} = 30 \text{ mA}$, $V_{GP2} = (V_{BIAS} - 0.4)$ ⁽³⁾ Vdc, f = 3500 MHz, Additive White Gaussian Noise (AWGN) with 10 dB PAR

ISBW of 400 MHz at 55 Vdc, 3 dB Input Overdrive from 10.7 W Avg.	No Device Degradation
Modulated Output Power	

Typical Performance ⁽⁴⁾ (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system) $V_{DD1} = 5$ Vdc, $V_{DD2} = 48$ Vdc, $I_{DQC1} = 145$ mA, $I_{DQC2} = 35$ mA, $I_{DQP1} = 30$ mA, $V_{GP2} = (V_{BIAS} - 0.4)$ ⁽²⁾ Vdc, 3500 MHz

VBW Resonance Point, 2-tone, 1 MHz Tone Spacing (IMD Third Order Intermodulation Inflection Point)		—	230	_	MHz
1-carrier 20 MHz LTE, 8 dB Input Signal PAR					
Gain	G	_	31.0	_	dB
Power Added Efficiency	PAE	—	46.0	—	%
Adjacent Channel Power Ratio	ACPR	—	-30.8	—	dBc
Adjacent Channel Power Ratio		_	-45.6	—	dBc
Adjacent Channel Power Ratio		_	-52.0	—	dBc
Gain Flatness ⁽⁵⁾	G _F	—	0.5	—	dB
Pulsed CW, 10% Duty Cycle					
Pout @ 3 dB Compression Point	P3dB	—	49.2	_	dBm
AM/PM @ P3dB	Φ	_	-16	—	0
Gain Variation @ Avg. Power over Temperature (-40°C to +125°C)	ΔG	_	0.034		dB/°C
P3dB Variation over Temperature (-40°C to +125°C)	∆P3dB	—	0.005	—	dB/°C

Table 8. Ordering Information

Device	Tape and Reel Information	Package
A5M34TG140-TCT1	T1 Suffix = 1,000 Units, 24 mm Tape Width, 13-inch Reel	14 mm \times 10 mm Module

1. Part input and output matched to 50 ohms.

2. ATE is a socketed test environment.

3. Increase V_{GP2} (peaking side) until I_{DQP2} = 40 mA current is attained, and then subtract 0.4 V for final V_{GP2} bias voltage.

4. All data measured in fixture with device soldered in NXP reference circuit.

5. Gain flatness = Max(G(f_{Low} to f_{High})) - Min(G(f_{Low} to f_{High}))

Correct Biasing Sequence

Turn ON:

Bias ON the GaN final stage first

- 1. Set gate voltage V_{GC2} and V_{GP2} to –5 V.
- 2. Set drain voltage V_{DC2} and V_{DP2} to nominal supply voltage (+48 V).
- 3. Increase V_{GP2} (peaking side) until I_{DQP2} = 40 mA current is attained, and then subtract 0.4 V for final V_{GP2} bias voltage.
- 4. Increase V_{GC2} (carrier side) until I_{DQC2} current is attained.

Bias ON the LDMOS driver stage second

- 5. Set drain voltage V_{DC1} and V_{DP1} to nominal supply voltage (+5 V).
- 6. Increase V_{GC1} (carrier side) until I_{DQC1} current is attained.
- 7. Increase V_{GP1} (peaking side) until I_{DQP1} current is attained.
- 8. Apply RF input power to desired level.


Turn OFF:

Bias OFF the GaN final stage first

- 1. Disable RF input power.
- 2. Adjust gate voltage V_{GC2} and V_{GP2} to –5 V.
- 3. Adjust drain voltage V_{DC2} and V_{DP2} to 0 V. Allow adequate time for drain voltage to reduce to 0 V from external drain capacitors.
- 4. Disable V_{GC2} and V_{GP2} .

Bias OFF the LDMOS driver stage second

- 5. Adjust gate voltage V_{GC1} and V_{GP1} to 0 V.
- 6. Adjust drain voltage V_{DC1} and V_{DP1} to 0 V.



Board Label	Pin Description	Pin Function
VD1	Carrier Drain Supply, Stage 1	V _{DC1}
VD2	Carrier Drain Supply, Stage 2	V _{DC2}
VD3	Peaking Drain Supply, Stage 1	V _{DP1}
VD4	Peaking Drain Supply, Stage 2	V _{DP2}

Figure 3. A5M34TG140-TC Reference Circuit Component Layout


Table 9. A5M34TG140–TC Reference Circuit Component Designations and Values


Part	Description	Part Number	Manufacturer
C1, C11, C13	4.7 μF Chip Capacitor	GRM31CC72A475KE11L	Murata
C2, C10	1 μF Chip Capacitor	GRM21BC72A105KE01L	Murata
C3, C9	1 μF Chip Capacitor	GRT188R61H105KE13D	Murata
C4, C12	10 μF Chip Capacitor	GRM188R61E106KA73D	Murata
C5	0.1 µF Chip Capacitor	GRM155R61H104KE19D	Murata
C8	10 nF Chip Capacitor	GRM155R71E103KA01D	Murata
Q1	Power Amplifier Module	A5M34TG140-TC	NXP
R1, R6	2 Ω, 1/10 W Chip Resistor	ERJ-2GEJ2R0X	Panasonic
R2, R3, R5	1 Ω, 1/10 W Chip Resistor	ERJ-2GEJ1R0X	Panasonic
R4, R10	10 Ω, 1/10 W Chip Resistor	ERJ-2GEJ100X	Panasonic
R7	0 Ω, 1/20 W Chip Resistor	ERJ-1GN0R00C	Panasonic
PCB	Megtron R–5575, 0.020″, $\epsilon_r = 3.67$	D154314	MTL


Note: Component numbers C6, C7, R8 and R9 are intentionally omitted.


	•34A40	
	(Thermal Path View)	
	NXP	
	A5M34TG140-TC AWLYYWWZ	
L Figure 4. Product Marking	(Solderable Path View)	


Package Information











–PLGA–30 I/O 4 X 10 X 1.97 PKG,					
NOTES:					
1. ALL DIMENSIONS	IN MILLIMETERS.				
2. DIMENSIONING A	AND TOLERANCING PER ASI	ME Y14.5M-1994.			
3. PIN 1 FEATURE	SHAPE, SIZE AND LOCATION	ON MAY VARY.			
4. COPLANARITY A	PPLIES TO ALL LEADS.				
					3 SEP 2022
	MECHANICAL OUTLINE	B.V. ALL RIGHTS RESERVED STANDARD:		REVISION:	PAGE:
	PRINT VERSION NOT TO SCAL	E NON-JEDEC	98ASA01864D	A	6

Product Documentation and Tools

Refer to the following resources to aid your design process.

Application Notes

AN1955: Thermal Measurement Methodology of RF Power Amplifiers

Development Tools

• Printed Circuit Boards

Revision History

The following table summarizes revisions to this document.

Revision	Date	Description
0	Feb. 2023	Initial release of data sheet