# A5M36TG140–TC Airfast Power Amplifier Module

Rev. 1 — April 2023

The A5M36TG140-TC is a fully integrated Doherty power amplifier module designed for wireless infrastructure applications that demand high performance in the smallest footprint. Ideal for applications in massive MIMO systems, outdoor small cells and low power remote radio heads. The field-proven LDMOS and GaN-on-SiC power amplifiers are designed for TDD LTE and 5G systems.

# 3400-3800 MHz

• Typical LTE Performance:  $P_{out} = 10 \text{ W Avg.}$ ,  $V_{DC1} = V_{DP1} = 5 \text{ Vdc}$ ,  $V_{DC2} = V_{DP2} = 48 \text{ Vdc}$ ,  $1 \times 20 \text{ MHz}$  LTE, Input Signal PAR = 8 dB @ 0.01% Probability on CCDF. <sup>(1)</sup>

Carrier Center Frequency	Gain (dB)	ACPR (dBc)	PAE (%)
3410 MHz	31.0	-27.7	42.9
3600 MHz	31.2	-28.2	46.9
3790 MHz	31.0	-31.7	45.4

1. All data measured with device soldered in NXP reference circuit.

#### Features

- 2-stage module solution that includes an LDMOS integrated circuit as a driver and a GaN final stage amplifier
- Advanced high performance in-package Doherty
- Thermal path is separated from electrical/solder connection path for enhanced thermal dissipation
- Fully matched (50 ohm input/output, DC blocked)
- · Designed for low complexity digital linearization systems
- Reduced memory effects for improved linearized error vector magnitude


Data Sheet: Technical Data

# A5M36TG140-TC

3400–3800 MHz, 31 dB, 10 W Avg. AIRFAST POWER AMPLIFIER MODULE








1.  $V_{DP2}$  and  $V_{DC2}$  are DC coupled internal to the package and must be powered by a single DC power supply.

# Table 1. Functional Pin Description

Pin Number	Pin Function	Pin Description
1, 3, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 22, 25, 28	GND	Ground
2	RF <sub>in</sub>	RF Input
4	V <sub>DP1</sub>	Peaking Drain Supply, Stage 1
5, 23	N.C.	No Connection
6	V <sub>DP2</sub>	Peaking Drain Supply, Stage 2
17	RF <sub>out</sub>	RF Output
21	V <sub>DC2</sub>	Carrier Drain Supply, Stage 2
24	V <sub>DC1</sub>	Carrier Drain Supply, Stage 1
26	V <sub>GC2</sub>	Carrier Gate Supply, Stage 2
27	V <sub>GC1</sub>	Carrier Gate Supply, Stage 1
29	V <sub>GP1</sub>	Peaking Gate Supply, Stage 1
30	V <sub>GP2</sub>	Peaking Gate Supply, Stage 2



# Table 2. Maximum Ratings

Rating	Symbol	Value	Unit
Gate-Bias Voltage Range	V <sub>G1</sub> V <sub>G2</sub>	–0.5 to +10 –6, 0	Vdc
Operating Voltage Range	V <sub>DD1</sub> V <sub>DD2</sub>	4.75 to 5.25 +38 to +55	Vdc
Maximum Forward Gate Current, I <sub>G (A+B)</sub> , @ T <sub>C</sub> = 25°C	I <sub>GMAX</sub>	11.3	mA
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Case Operating Temperature	T <sub>C</sub>	125	°C
Maximum Channel Temperature	Т <sub>СН</sub>	225	°C
Peak Input Power (3600 MHz, Pulsed CW, 10 μsec(on), 10% Duty Cycle, V <sub>DC1</sub> = V <sub>DP1</sub> = 5 Vdc, V <sub>DC2</sub> = V <sub>DP2</sub> = 48 Vdc)	P <sub>in</sub>	28	dBm

# Table 3. Lifetime

Characteristic	Symbol	Value	Unit
Mean Time to Failure Case Temperature 125°C, 75% Duty Cycle, 10 W Avg., V <sub>DC1</sub> = V <sub>DP1</sub> = 5 Vdc, V <sub>DC2</sub> = V <sub>DP2</sub> = 48 Vdc	MTTF	> 10	Years

# Table 4. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance by Infrared Measurement, Active Die Surface-to-Case Case Temperature 125°C, P <sub>D</sub> = 12.6 W	R <sub>θJC</sub> (IR)	4.3 (1)	°C/W
Thermal Resistance by Finite Element Analysis, Channel-to-Case Case Temperature 125°C, P <sub>D</sub> = 12.6 W	R <sub>θCHC</sub> (FEA)	7.9 (2)	°C/W

#### **Table 5. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JS-001-2017)	2
Charge Device Model (per JS-002-2014)	Сз

#### Table 6. Moisture Sensitivity Level

Test Methodology	Rating	Rating Package Peak Temperature		
Per JESD22-A113, IPC/JEDEC J-STD-020	3/R6	250	°C	

1. Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers.* Go to <u>http://www.nxp.com/RF</u> and search for AN1955. High conductivity thermal interface used.

2.  $R_{\theta CHC}$  (FEA) must be used for purposes related to reliability and limitations on maximum channel temperature. MTTF may be estimated by the expression MTTF (hours) =  $10^{[A + B/(T + 273)]}$ , where *T* is the channel temperature in degrees Celsius, A = -11.6 and B = 9129.

Characteristic	Symbol	Min	Тур	Мах	Unit
Carrier + Peaking Stage 2, GaN — Off Characteristics					
Off-State Drain Leakage <sup>(1)</sup> (V <sub>DS</sub> = 150 Vdc, V <sub>GS</sub> = -8 Vdc)	I <sub>D(BR)</sub>			5.0	mAdc
Off-State Gate Leakage (V <sub>DS</sub> = 48 Vdc, V <sub>GS</sub> = -7 Vdc)	I <sub>GLK</sub>	-4.0	—	_	mAdc
Characteristic	Symbol	Тур	Ra	nge	Unit
Carrier Stage 1, LDMOS — On Characteristics			•		
Gate Threshold Voltage (V <sub>DS</sub> = 5 Vdc, I <sub>DC1</sub> = 120 μAdc)	V <sub>GS(th)</sub>	1.3	±C	).4	Vdc
Gate Quiescent Voltage (V <sub>DS</sub> = 5 Vdc, I <sub>DQC1</sub> = 145 mAdc, Measured in Functional Test)	V <sub>GS(Q)</sub>	2.0	±0.4		Vdc
Carrier Stage 2, GaN — On Characteristics					
Gate Threshold Voltage (1) ( $V_{DS} = 10 \text{ Vdc}, I_D = 11.3 \text{ mAdc}$ )	V <sub>GS(th)</sub>	-3.0	±1.0		Vdc
Gate Quiescent Voltage (V <sub>DS</sub> = 48 Vdc, I <sub>DQC2</sub> = 25 mAdc, Measured in Functional Test)	V <sub>GS(Q)</sub>	-2.7	±1.0		Vdc
Peaking Stage 1, LDMOS — On Characteristics			1		1
Gate Threshold Voltage (V <sub>DS</sub> = 5 Vdc, I <sub>DP1</sub> = 120 μAdc)	V <sub>GS(th)</sub>	1.4	±	).4	Vdc
Gate Quiescent Voltage (V <sub>DS</sub> = 5 Vdc, I <sub>DQP1</sub> = 37 mAdc, Measured in Functional Test)	V <sub>GS(Q)</sub>	1.8	±0.4		Vdc
Peaking Stage 2, GaN — On Characteristics		-	•		·
Gate Threshold Voltage <sup>(1)</sup> ( $V_{DS} = 10 \text{ Vdc}, I_D = 11.3 \text{ mAdc}$ )	V <sub>GS(th)</sub>	-3.0	±1	1.0	Vdc
Gate Quiescent Voltage (V <sub>DS</sub> = 48 Vdc, I <sub>DQP2</sub> = 0 mAdc, Measured in Functional Test)	V <sub>GS(Q)</sub>	-2.9	±1	1.0	Vdc
1. Corrier aide and Beaking aide are tied together for these measure					•

1. Carrier side and Peaking side are tied together for these measurements.

(continued)

#### Table 7. Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted) (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
Functional Tests — 3400 MHz <sup>(1)</sup> (In NXP Doherty Production ATE <sup>(2)</sup> Test $I_{DQC1}$ = 145 mA, $I_{DQC2}$ = 25 mA, $I_{DQP1}$ = 37 mA, $V_{GP2}$ = ( $V_{BIAS}$ – 0.31) <sup>(3)</sup>	Fixture, 50 of Vdc, P <sub>out</sub> = 10	nm system) V <sub>E</sub> ) W Avg., 1–to	<sub>DD1</sub> = 5 Vdc, V ne CW, f = 34	/ <sub>DD2</sub> = 48 Vdc 00 MHz.	3
Gain	G	28.2	31.3	_	dB
Drain Efficiency	ηD	36.0	42.0	_	%

Drain Eliiciency	ΠD	30.0	42.0	_	70
Pout @ 3 dB Compression Point	P3dB	47.4	48.7		dBm

**Functional Tests** — **3800 MHz**<sup>(1)</sup> (In NXP Doherty Production ATE <sup>(2)</sup> Test Fixture, 50 ohm system)  $V_{DD1} = 5$  Vdc,  $V_{DD2} = 48$  Vdc,  $I_{DQC1} = 145$  mA,  $I_{DQC2} = 25$  mA,  $I_{DQP1} = 37$  mA,  $V_{GP2} = (V_{BIAS} - 0.31)$  <sup>(3)</sup> Vdc,  $P_{out} = 10$  W Avg., 1-tone CW, f = 3800 MHz.

	ý Out	0,	,		
Gain	G	28.1	31.9	—	dB
Drain Efficiency	$\eta_D$	40.0	48.6	—	%
Pout @ 3 dB Compression Point	P3dB	47.5	48.7	_	dBm

**Wideband Ruggedness** <sup>(4)</sup> (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system)  $I_{DQC1} = 145 \text{ mA}$ ,  $I_{DQC2} = 25 \text{ mA}$ ,  $I_{DQP1} = 35 \text{ mA}$ ,  $V_{GP2} = (V_{BIAS} - 0.31)$  <sup>(5)</sup> Vdc, f = 3600 MHz, Additive White Gaussian Noise (AWGN) with 10 dB PAR

ISBW of 400 MHz at 55 Vdc, 3 dB Input Overdrive from 10 W Avg.	No Device Degradation	
Modulated Output Power		

**Typical Performance** <sup>(4)</sup> (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system)  $V_{DD1} = 5$  Vdc,  $V_{DD2} = 48$  Vdc,  $I_{DQC1} = 145$  mA,  $I_{DQC2} = 25$  mA,  $I_{DQP1} = 35$  mA,  $V_{GP2} = (V_{BIAS} - 0.31)$  <sup>(5)</sup> Vdc, 3600 MHz

VBW Resonance Point, 2-tone, 1 MHz Tone Spacing (IMD Third Order Intermodulation Inflection Point)	VBW <sub>res</sub>	_	330	—	MHz
1-carrier 20 MHz LTE, 8 dB Input Signal PAR					
Gain	G	_	31.2	_	dB
Power Added Efficiency	PAE	—	46.9	—	%
Adjacent Channel Power Ratio	ACPR		-28.2	_	dBc
Adjacent Channel Power Ratio	ALT1	—	-42.4	—	dBc
Adjacent Channel Power Ratio	ALT2	_	-49.0	_	dBc
Gain Flatness (6)	G <sub>F</sub>		0.2	_	dB
Pulsed CW, 10% Duty Cycle					
Pout @ 3 dB Compression Point	P3dB	_	49.3	_	dBm
AM/PM @ P3dB	Φ		-27	_	0
Gain Variation @ Avg. Power over Temperature (-40°C to +125°C)	ΔG	_	0.051		dB/°C
P3dB Variation over Temperature (-40°C to +125°C)	∆P3dB	—	0.006	_	dB/°C

#### **Table 8. Ordering Information**

Device	Tape and Reel Information	Package
A5M36TG140-TCT1	T1 Suffix = 1,000 Units, 24 mm Tape Width, 13-inch Reel	14 mm $\times$ 10 mm Module

1. Part input and output matched to 50 ohms.

2. ATE is a socketed test environment.

3. Increase  $V_{GP2}$  (peaking side) until  $I_{DQP2}$  = 38 mA current is attained, and then subtract 0.31 V for final  $V_{GP2}$  bias voltage.

4. All data measured in fixture with device soldered in NXP reference circuit.

5. Increase V<sub>GP2</sub> (peaking side) until I<sub>DQP2</sub> = 40 mA current is attained, and then subtract 0.31 V for final V<sub>GP2</sub> bias voltage.

Gain flatness = Max(G(f<sub>Low</sub> to f<sub>High</sub>)) – Min(G(f<sub>Low</sub> to f<sub>High</sub>))

# **Correct Biasing Sequence**

### Turn ON:

# Bias ON the GaN final stage first

- 1. Set gate voltage  $V_{GC2}$  and  $V_{GP2}$  to -5 V.
- 2. Set drain voltage  $V_{DC2}$  and  $V_{DP2}$  to nominal supply voltage (+48 V).
- Increase V<sub>GP2</sub> (peaking side) until I<sub>DQP2</sub> = 40 mA current is attained, and then subtract 0.31 V for final V<sub>GP2</sub> bias voltage.
- 4. Increase  $V_{GC2}$  (carrier side) until  $I_{DQC2}$  current is attained.

### Bias ON the LDMOS driver stage second

- 5. Set drain voltage  $V_{DC1}$  and  $V_{DP1}$  to nominal supply voltage (+5 V).
- 6. Increase V<sub>GC1</sub> (carrier side) until I<sub>DQC1</sub> current is attained.
- 7. Increase  $V_{GP1}$  (peaking side) until  $I_{DQP1}$  current is attained.
- 8. Apply RF input power to desired level.


#### Turn OFF:

#### Bias OFF the GaN final stage first

- 1. Disable RF input power.
- 2. Adjust gate voltage  $V_{GC2}$  and  $V_{GP2}$  to -5 V.
- 3. Adjust drain voltage  $V_{DC2}$  and  $V_{DP2}$  to 0 V. Allow adequate time for drain voltage to reduce to 0 V from external drain capacitors.
- 4. Disable  $V_{GC2}$  and  $V_{GP2}$ .

#### Bias OFF the LDMOS driver stage second

- 5. Adjust gate voltage  $V_{GC1}$  and  $V_{GP1}$  to 0 V.
- 6. Adjust drain voltage  $V_{DC1}$  and  $V_{DP1}$  to 0 V.




Board Label	Pin Description	Pin Function
VD1	Carrier Drain Supply, Stage 1	V <sub>DC1</sub>
VD2	Carrier Drain Supply, Stage 2	V <sub>DC2</sub>
VD3	Peaking Drain Supply, Stage 1	V <sub>DP1</sub>
VD4	Peaking Drain Supply, Stage 2	V <sub>DP2</sub>

Figure 3. A5M36TG140-TC Reference Circuit Component Layout

# Table 9. A5M36TG140–TC Reference Circuit Component Designations and Values

Part	Description	Part Number	Manufacturer
C1, C11, C13	4.7 μF Chip Capacitor	GRM31CC72A475KE11L	Murata
C2, C10	1 μF Chip Capacitor	GRM21BC72A105KE01L	Murata
C3, C9	1 μF Chip Capacitor	GRT188R61H105KE13D	Murata
C4, C12	10 μF Chip Capacitor	GRM188R61E106KA73D	Murata
C5	0.1 µF Chip Capacitor	GRM155R61H104KE19D	Murata
C8	10 nF Chip Capacitor	GRM155R71E103KA01D	Murata
Q1	Power Amplifier Module	A5M36TG140-TC	NXP
R1, R6	2 Ω, 1/10 W Chip Resistor	ERJ-2GEJ2R0X	Panasonic
R2, R3, R5	1 Ω, 1/10 W Chip Resistor	ERJ-2GEJ1R0X	Panasonic
R4, R10	10 Ω, 1/10 W Chip Resistor	ERJ-2GEJ100X	Panasonic
R7	0 Ω, 1/20 W Chip Resistor	ERJ-1GN0R00C	Panasonic
PCB	Megtron R–5575, 0.020″, $\epsilon_r = 3.67$	D154314	MTL


Note: Component numbers C6, C7, R8 and R9 are intentionally omitted.





# Table 10. Product Marking Trace Code


Identifier	Description	
A	Assembly location	
WL	Wafer lot indicator	
YYWW	Date code	
Z	Assembly lot	


# **Package Information**











-PLGA-30 I/O 4 X 10 X 1.97 PKG, 1					
NOTES:					
1. ALL DIMENSIONS I	N MILLIMETERS.				
2. DIMENSIONING AN	D TOLERANCING PER ASME	Y14.5M—1994.			
3. PIN 1 FEATURE S	HAPE, SIZE AND LOCATION	MAY VARY.			
4. COPLANARITY APP	PLIES TO ALL LEADS.				
г		ALL RIGHTS RESERVED STANDARD:	DRAWING NUMBER:	DATE: 28 REVISION:	3 SEP 2022 PAGE:
	MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01864D	A A	6

# **Product Documentation and Tools**

Refer to the following resources to aid your design process.

# **Application Notes**

AN1955: Thermal Measurement Methodology of RF Power Amplifiers

#### **Development Tools**

• Printed Circuit Boards

# **Revision History**

The following table summarizes revisions to this document.

Revision	Date	Description
0	Oct. 2022	Initial release of data sheet
1	Apr. 2023	<ul> <li>Table 7, Functional Tests at 3400 MHz and 3800 MHz: Min efficiency value updated to match production test value, p. 6</li> <li>Table 10, Product Marking Trace Code: added, p. 9</li> </ul>