

A80803

Multi-Topology Synchronous LED Controller with PWM Dimming and High/Low Intensity Modes

FEATURES AND BENEFITS DESCRIPTION

- Wide 5 to 37 V input voltage range \Box 40 V absolute maximum for load dump \Box 4.5 V UVLO falling for idle stop
- Wide output voltage, up to 70 V OVP rating
- Single-ended topology controller with internal gate drivers for low-side and high-side external MOSFETs \Box Topology options including boost and buck-boost
	- \Box Unique topology changeover option for high/low beam
	- \Box Unique slew rate control to minimize current overshoot/undershoot during high/low transition
- Complementary gate drivers for high/low beam applications
- Options for SPI control or programmable EEPROM for design parameters, eliminates need for local microcontroller
- Internal PWM generator and driver to control external dimming MOSFET
- Fixed frequency operation with programmable dithering for EMC mitigation
- Constant current regulation
- Extensive fault detection and reporting through SPI or hardwired fault signals
- Analog dimming options for LED binning, input voltage foldback, and temperature foldback via NTC
- 5 V / 50 mA linear regulator to power external circuitry
- Four programmable current settings to adapt to LED binning

The A80803 is a switch-mode, constant-current DC/DC controller for high-power LED automotive lighting applications. The controller is based on a programmable fixed frequency, peak current mode control architecture and can be configured in multiple different switching topologies to suit different application requirements.

Both a low-side and high-side gate driver are included to control the external power MOSFETs. Two additional gate drivers are integrated to enable/disable part of the LED string to simplify high/low beam applications.

Diagnostics can be reported through SPI or via the two fault pins. The SPI interface can also be used to control many configuration options of the A80803. Alternatively, these options can be factory-programmed and stored in EEPROM to remove the need for a local microcontroller.

LED brightness can be controlled by a PWM signal on the EN/ PWM pin or by an internal PWM signal configured via SPI. An internal driver controls a MOSFET in series with the LED string to optimize dimming. The PWMOUT driver strength is programmable via SPI to optimize LED current during PWM transitions. LED current foldback is provided for low input voltage and thermal events.

The A80803 is available in a thermally enhanced 32-pin 5 mm \times 5 mm QFN package with wettable flank.

APPLICATIONS

• Automotive lighting applications

PACKAGE

32-pin 5 mm \times 5 mm QFN with exposed thermal pad and wettable flank (suffix ET)

Not to scale

Figure 1: Simplified Block Diagram

SELECTION GUIDE

[1] Contact Allegro for additional packing options.

ABSOLUTE MAXIMUM RATINGS [2]

^[2] Stresses beyond those listed in this table may cause permanent damage to the device. The absolute maximum ratings are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Electrical Characteristics table is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS

[3] Additional thermal information available on the Allegro website.

Table of Contents

ET-32 Package Terminals

FUNCTIONAL BLOCK DIAGRAM

Allegro MicroSystems 955 Perimeter Road Manchester, NH 03103-3353 U.S.A. www.allegromicro.com

ELECTRICAL CHARACTERISTICS [1]: Valid at 5 V ≤ V_{IN} ≤ 37 V, -40°C ≤ T_J ≤ 150°C, unless otherwise specified.

[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

[2] Thermally limited depending on input voltage, output voltage, duty cycle, regulator load currents, PCB layout, and airflow.

ELECTRICAL CHARACTERISTICS [1] (continued): Valid at 5 V ≤ V_{IN} ≤ 37 V, -40°C ≤ T_J ≤ 150°C, unless otherwise specified.

[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

[2] Thermally limited depending on input voltage, output voltage, duty cycle, regulator load currents, PCB layout, and airflow.

ELECTRICAL CHARACTERISTICS [1] (continued): Valid at 5 V ≤ V_{IN} ≤ 37 V, -40°C ≤ T_J ≤ 150°C, unless otherwise specified.

[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

[2] Thermally limited depending on input voltage, output voltage, duty cycle, regulator load currents, PCB layout, and airflow.

ELECTRICAL CHARACTERISTICS [1] (continued): Valid at 5 V ≤ V_{IN} ≤ 37 V, -40°C ≤ T_J ≤ 150°C, unless otherwise specified.

[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

[2] Thermally limited depending on input voltage, output voltage, duty cycle, regulator load currents, PCB layout, and airflow.

Figure 2: Serial Interface Timing Diagram

TYPICAL OPERATING CHARACTERISTICS

Allegro MicroSystems 955 Perimeter Road Manchester, NH 03103-3353 U.S.A. www.allegromicro.com

TYPICAL OPERATING CHARACTERISTICS (continued)

Temperature (°C)

Load = 50 mA

6 14 37

V_{IN} (**V**)

Allegro MicroSystems 955 Perimeter Road Manchester, NH 03103-3353 U.S.A. www.allegromicro.com

FUNCTIONAL DESCRIPTION

The A80803 is a switch-mode, constant-current controller for high-power LED automotive lighting applications. The controller is based on a programmable fixed-frequency, peak current mode control architecture. The switching power supply can be configured in multiple different switching topologies to suit different application requirements. For each configuration, the appropriate loop compensation and slope compensation passive components must be selected for optimal performance.

The A80803 integrates all necessary control elements to provide a cost-effective solution for a DC-DC controller using external MOSFETs. The maximum LED current is programmable by external sense resistor selection. The LED current can be modulated by an internal PWM signal or can sync to an external PWM signal for direct PWM control on the EN/PWM pin.

The maximum LED current can be adjusted based on one of four binning levels on the BINSEL pin and further derated at low input voltage, high temperature, or both.

The A80803 handles several hardware fault conditions and reports fault status on the active low FFn1 and FFn2 pins. FFn2 can be configured to report or ignore fault conditions and has a programmable assertion delay.

Power Converter Operation

The A80803 provides the necessary blocks to create a switch mode power supply with a single low-side control MOSFET and optionally a high-side synchronous MOSFET, including output current sense, error amplifier with external compensation, resistor programmable switching frequency, and two gate drivers. The EN/PWM pin is a dual function pin, acting as enable if held high, and acting as the PWM input for LED dimming if pulsed with an off-time less than $t_{DISEN/PWM}$.

Switching Frequency

The oscillator for the main power converter is programmable using a resistor to ground and is programmable from 70 to 700 kHz. The relationship between the switching frequency and the programming resistor is shown in [Figure 3](#page-11-1) and [Equation 1](#page-11-2) below. Keep R_{FSET} within the range of 50 to 500 kΩ as beyond this range the A80803 detects R_{FSET} open and short faults.

Equation 1:

 $R_{FSET} = 35000 / f_{SW}$ where R_{FSET} is in k Ω and f_{SW} is in kHz

Frequency Dithering

The oscillator also includes dithering which reduces EMI of the power converter. By default, dithering is set to a 10% frequency sweep with 10 kHz modulation. Additional frequency dithering values are available through the SPI interface by accessing the DITH_FRNG and DITH_MOD fields in CONFIG0.

Table 1: Dithering Frequency

Table 2: Dithering Modulation

Power Stage Gate Drivers

The two main power converter gate drivers provide drive signals to external NMOS devices. The low-side gate driver controls the power flow in the converter. The high-side gate driver allows for efficient delivery of inductor current to the load.

The A80803 includes a boot circuit that allows the use of an NMOS device for the high-side switch. The boot circuit operates at the main converter switching frequency.

Soft Start

Soft start can be programmed from 5 to 20 ms in 5 ms steps using the SFST field in the CONFIG1 register.

Table 3: Soft Start Time

During the soft soft time, the A80803 operates asynchronously. This prevents reverse conduction through the high-side power switch in the event of starting into a pre-biased output. Upon the completion of soft start, the A80803 automatically switches to synchronous operation to improve efficiency.

Current Sensing

The control loop depends on two current sense circuits. The inner current-sense loop provides the inductor current information for peak current mode control. A series resistor in this circuit allows the user to program the slope compensation to ensure a stable loop under all operating conditions. The outer loop uses an external current sense resistor to control the DC current in the load.

Switch Current Sensing

The current through the inner loop is measured by the external sense resistor, R_{SP} , and the amplifier at the SP pin. The SP pin provides peak-current information to determine duty cycle for the switching converter and a cycle-by-cycle current limit for the switching MOSFET. A resistor at the input of the SP pin, R_{SLOPE} , sets the slope compensation to prevent subharmonic oscillations at duty cycles greater than 50%.

Figure 4

The current limit of the inner loop is set by the input limit of the sense amplifier, V_{IDS} , the maximum switch current that has been determined, and the effects of the slope compensation must be taken into account. The operating duty cycle must be calculated at maximum load and minimum operating input voltage. The amount of slope compensation can be calculated for this operating point and can then be added to the actual current-sense signal to determine the maximum signal amplitude before cycle-bycycle current limiting takes effect. The term $\frac{di_{\text{SI, OPF}}}{dt}$ is the required slope compensation as selected during the design process and programmed with R_{SLOPE} as described in section Slope Compensation.

Equation 2:

$$
R_{SP} = \frac{V_{IDS,MIN}}{1.2\left[I_{LP} + \left(\frac{dis_{LOPE}}{dt} \times \frac{D_{MAX}}{f_{SW}}\right)\right]}
$$

Note that the minimum value of V_{IDS} is used with an additional 20% on the peak current to allow for margin. I_{LP} is the peak current in the inductor.

Slope Compensation

Slope compensation can be added to the MOSFET current-sense signal on pin SP to prevent subharmonic oscillations where the peak-to-average control error becomes increasingly larger at duty cycles in excess of 50%. A current source is provided at the SP pin as a sawtooth from 0 to 100 μ A. An external resistor, R_{SLOPE}, connected between the SP pin and the source connection of the MOSFET, is used to program the appropriate voltage level to scale the slope compensation for correct use with the appropriate topology and set up conditions that have been adopted.

Equation 3:

$$
R_{SLOPE} = \frac{\frac{di_{SLOPE}}{dt} \times R_{SP}}{I_{SLOPE} \times f_{SW}}
$$

 di_{SLOPE}/dt , is the required slope compensation based on design parameters.

Low-Side Switch Current Limit (inner loop)

Cycle-by-cycle current protection is provided through the lowside MOSFET. If an overcurrent occurs for longer than 64 switching clock cycles, the high-side MOSFET drive (PWMOUT) and the low-side MOSFET drive (HSG) are disabled, FFn1 and FFn2 are set low, and the hiccup timer, t_{HIC} , is initiated for a period of 10 ms. After the hiccup period, an auto-restart is performed under control of the soft-start timer.

LED Current Sense Resistor

The main outer loop uses an external current sense resistor to control the DC current in the load.

The initial LED current, $I_{LED, SET}$, is programmed by the LED sense resistor, R_{SI} , according to:

Equation 4:

$$
R_{SL} = \frac{V_{IDL}}{I_{LED,SET}}
$$

 V_{IDL} is the differential LED current sense voltage ($V_{\text{LP}} - V_{\text{LN}}$). See Outer Current Loop Control (LP, LN) section in Electrical Characteristics table. Typical $V_{\text{IDL}} = 200 \text{ mV}$.

LED PWM Dimming

The LED current can be pulse-width modulated to control the LED brightness while maintaining the same current level through the LEDs during the on-time.

When the EN/PWM pin is driven low for less than $t_{DIS, EN/PWM}$, the PWMOUT signal disables the PWM PMOS to open the LED string and the LSG and HSG signals are set to their off-state to stop switching. If the EN/PWM pin is driven low for more than t_{DIS,EN/PWM} the A80803 enters standby.

PWM Dimming Source

Two options are available for PWM dimming: apply an external PWM signal to the EN/PWM pin or use internal PWM dimming. Select internal or external PWM dimming by controlling the state of the DIMn pin or toggling the PWM_EN bit in the CONFIG14 register. Note that if the PWM_EN bit is set it will override the DIMn pin to select internal dimming. Tie the DIMn pin high to control the dimming mode through SPI. The PWM_EN bit defaults to 0, so if SPI is not used the DIMn pin controls dimming selection; see [Table 4](#page-13-1) for all combinations of DIMn and PWM_EN. For the best performance, the minimum recommended PWM dimming duty cycle is 5%.

Table 4: PWM Dimming Source Selection

PWMOUT

PWMOUT is used to drive a PMOS in series with the LEDs to turn the current through the LEDs on or off. When the PWM signal is high, the PWMOUT pin will drive 5.5 V below the regulator output voltage. When the PWM signal is low, the PWMOUT signal will drive to the regulator output voltage. Connect PWMOUT to the gate of the PWM PMOS to turn the LEDs on when PWM is high and off when PWM is low. There is an undervoltage detect circuit to ensure sufficient regulator output voltage is available to switch the PMOS on. The current drive to the PWM PMOS is configurable through SPI by setting the PWM_DRV field in CON-FIG14. Allegro recommends configuring the PWM_DRV field to control the PMOS gate drive instead of using a series resistor. This feature provides programmable control of the LED current edge rate while PWM dimming. The PWMOUT current drive setting applies for both external and internal PWM dimming. The PWMOUT pin can drive the gate of the PWM PMOS on and off without a gate-source pullup resistor. If a pullup resistor is required to support system safety requirements, use at least $100 \text{ k}\Omega$ for the pullup resistance.

External PWM Dimming

Drive the DIMn pin high to enable external PWM dimming. If SPI is used in the application, the PWM_EN bit must be set to 0.

Apply a PWM signal to EN/PWM within the specifications in the PWM Dimming and Enable section of the Electrical Characteristics table.

Internal PWM Dimming

To enable internal PWM dimming drive EN/PWM high to keep the A80803 out of standby, and drive DIMn low or set PWM_EN bit to 1. If PWM_EN is set to 1 the state of the DIMn pin is ignored. EN/PWM should be treated as an enable pin when using internal PWM dimming, do not apply a PWM signal.

Four internal PWM frequency options are available and the internal PWM duty cycle is configurable from 0% to 100% in 0.5% steps. See [Table 6](#page-14-1) for the internal PWM frequency options and CONFIG14-CONFIG15 in [Table 41:](#page-39-1) Register Map for all internal PWM options.

Table 6: Internal PWM Frequency Configuration

LED Analog Dimming

Three analog dimming methods to adjust the maximum LED current are provided within the A80803: LED binning, input voltage derating, and thermal derating. The threshold levels and behavior of these pins are programmed through SPI.

The maximum LED current, I_{LED} , is set using the external current sense resistor, R_{CS} , and scaled by adjusting the reference voltage to maintain across R_{CS} .

When LED binning is used, I_{LED} is derated by the programmed gain for the selected bin. When input voltage derating is used, I_{LED} will be scaled by the programmed input voltage foldback gain. When thermal derating is used, I_{LED} will be scaled by the programmed NTC foldback gain. The three current derating factors are k_{BINx} , k_{VIN} and k_{NTC} . The maximum LED current is the minimum of k_{BIN} , k_{VIN} , and k_{NTC} at the system operating voltage and temperature for the active bin.

LED Binning

LED binning applies one of four scaling factors to I_{LED} and allows for better matching. Drive the BINSEL pin to one of four voltage regions relative to V_{CC} to select a bin. See [Table 7](#page-14-2) for the voltage ranges on the BINSEL pin that correspond to each bin. The A80803 will regulate the LED current to $I_{LED(BINx)}$, where:

Equation 5:

 $I_{LED(BINx)} = k_{BINx} \times I_{LED}$

Table 7: BINSEL Voltage Ranges (V_{CC})

The resistor divider from VCC should draw less than 1 mA. If resistor values that would draw more than 1 mA are required, the voltage divider can be tied to VREG using the following table to account for the difference between V_{REG} and V_{CC} .

Table 8: BINSEL Voltage Ranges (V_{REG})

BINx	V _{BINSEL(MIN)}	V _{BINSEL(MAX)}
	$0.41 \times V_{REG}$	$0.66 \times V_{REG}$
	$0.30 \times V_{REG}$	$0.40 \times V_{REG}$
	$0.17 \times V_{REG}$	$0.27 \times V_{REG}$
	GND	$0.13 \times V_{RFG}$

Each bin has its own 4-bit register field to store its scaling factor, k_{BINx} , in the CONFIG2 and CONFIG3 registers. The scale factors are programmable through SPI from 100% to 62.5% of $I_{\rm LED}$ in 2.5% steps. See [Table 9](#page-14-3) for examples of BINx codes to achieve a k_{BINx} scale factor. Calculate the bin gain, k_{BINx} , with the following equation:

Equation 6:

 $k_{\text{BINx}} = 1 - 0.025 \times \text{code}$

for $0 < \text{code} < 15$

Or, to find the code for a specific gain:

Equation 7:

 $code = (1 - k_{BINx}) / 0.025$

for
$$
0.625 \leq k_{\text{BINx}} \leq 1
$$

Table 9: BINx Scale Factor

Input Voltage Derating

The LED current, I_{LED} , can be scaled down linearly as input voltage decreases up to a maximum derating set by k_{VIN} , programmable from a gain of 1 to a gain of 0.2 in CONFIG13. The shape of the input voltage derating is defined by the bin gain, k_{BIN} , a voltage level to start derating, V_{IN1} , a voltage level to stop derating, V_{IN2} , and the derating gain at V_{IN2} , k_{VIN} . The derating term definitions are shown in [Figure 6](#page-15-0). V_{IN2} should be 2 to 5 V lower than V_{IN1} . See [Table 11](#page-16-0) for available values of k_{VIN} and [Table 12](#page-16-1) for available values for V_{IN1} , or CONFIG13 in the register map.

The A80803 stores the value for V_{IN1} as register field VIN1 in CONFIG13. Instead of storing V_{IN2} directly it stores the slope-factor to achieve the desired V_{IN2} , SFxVIN in CONFIG9 -CONFIG12. See [Figure 7](#page-15-1) for the voltage derating definition terms used in the A80803 registers, where "x" represents the bin number.

Figure 7: Input Voltage Derating Programming Definitions

All bins share a common V_{IN1} and k_{VIN} , while each bin has a separate slope-factor field, allowing different bins to have different derating slopes, as shown in [Figure 8](#page-15-2).

Figure 8: Input Voltage Derating Programming For Multiple Bins

Calculate the slope-factor from the following equation:

Equation 8:

$$
slope = \frac{k_{BIN} - k_{VIN}}{V_{IN1} - V_{IN2}}
$$

Calculate register field SFxVIN from [Equation 9](#page-16-2) or find the closest available value in [Table 16](#page-19-0) to the calculated slope-factor.

Equation 9:

$$
SFxVIN=round\left(\frac{slope}{0.0125}-1\right)
$$

Using the selected slope-factor, SFxVIN, the actual V_{IN2} voltage can be found with the following equation:

Equation 10:

$$
V_{IN2(Actual)} = V_{IN1} - \frac{k_{BIN} - k_{VIN}}{SF}
$$

When input voltage, V_{IN} , is greater than V_{IN1} , I_{LED} is only scaled by the selected bin. When V_{IN} is less than V_{IN2} , I_{LED} is scaled by k_{VIN} . When $V_{IN2} < V_{IN} < V_{IN1}$, the LED current is scaled by the slope-factor and V_{IN} . [Table 10](#page-16-3) shows the LED current scaling factor based on input voltage.

Table 10: Input Voltage Derating LED Current Scale Factor

Input Voltage (V _{IN})	I _{LED} Scale Factor		
V_{IN} > V_{IN1}	$K_{\rm RIN}$		
V_{IN2} < V_{IN} < V_{IN1}	k_{VIN} + [SFxVIN × (V _{IN} – V _{IN2})]		
V_{IN} < V_{IN2}	K _{VIN}		

Table 11: Values for k_{VIN}

Table 12: Values for V_{IN1}

Thermal Derating

The LED current, I_{LED} , can be scaled down linearly as the voltage at the NTC pin decreases, up to a maximum derating set by k_{NTC} . This feature is intended to be used with a voltage divider at the NTC pin between a resistor and a negative temperature coefficient thermistor as shown in [Figure 9](#page-16-4). Applications that do not require thermal derating should tie the NTC pin to a voltage higher than the programmed VNTC1, such as tying to VREG.

Figure 9: NTC Derating Application Circuit

The shape of the derating is defined by the bin gain, k_{BIN} , a voltage level to start derating, V_{NTC1} , a voltage level to stop derating, V_{NTC2} , and the derating gain at V_{NTC2} , k_{NTC} . The derating term definitions are shown in [Figure 10](#page-16-5).

Figure 10: NTC Derating Definitions

The voltage levels V_{NTC1} and V_{NTC2} represent the temperature to start derating and the temperature to stop derating respectively, based on the voltage at the NTC pin when used with a thermistor in the circuit shown in [Figure 9.](#page-16-4) The exact values of V_{NTC1} and V_{NTC2} depend on the properties of the selected thermistor. See the Thermal Derating Example section for more details on calculating V_{NTC1} and V_{NTC2} for a given thermistor.

The A80803 stores the value for V_{NTC1} as register field V_{NTC1} in CONFIG4, and instead of storing V_{NTC2} directly, it stores the slope factor to achieve the desired V_{NTC2} , SFxNTC in CONFIG5 – CONFIG8. The gain term k_{NTC} is stored as KNTC in CONFIG4. See Figure 7 for the voltage derating definition terms used in the A80803 registers.

Figure 11: NTC Derating Programming Definitions

For proper operation, k_{NTC} should be less than k_{BINx} and V_{NTC2} should be at least 0.5 V lower than V_{NTCI} . See [Table 14](#page-17-0) for available values for k_{NTC} , and [Table 15](#page-17-1) and [Equation 14](#page-18-0) for available values of V_{NTC1} .

All bins share a common V_{NTC1} and k_{NTC} , while each bin has a separate slope factor field, SFxNTC, allowing different bins to have different derating slopes to reach the same final derated value, as shown in Figure 4.

Calculate the slope factor for NTC derating of a specific bin from the following equation:

Equation 11:

$$
slope = \frac{k_{BIN} - k_{NTC}}{V_{NTC1} - V_{NTC2}}
$$

Calculate the register field SFxNTC from [Equation 12](#page-17-2) or the closest available value in [Table 17](#page-19-1) to the calculated slope-factor.

Equation 12:

$$
SFxNTC = round\left(\frac{slope}{0.032} - 1\right)
$$

Using the selected slope-factor, SFxNTC, the actual V_{NTC2} voltage can be found with the following equation:

Equation 13:

$$
V_{NTC2(Actual)} = V_{NTC1} - \frac{k_{BIN} - k_{NTC}}{SF}
$$

where SF is the selected slope-factor.

When the voltage at the NTC pin, V_{NTC} , is greater than V_{NTC1} , I_{LED} is only scaled by the selected bin. When V_{NTC} is less than V_{NTC2}, I_{LED} is scaled by k_{NTC} . When $V_{NTC2} < V_{NTC} < V_{NTC1}$, the LED current is scaled by the slope-factor and V_{NTC} . [Table 13](#page-17-3) shows the LED current scaling factor based on NTC pin voltage.

Table 13: NTC Derating LED Current Scale Factor

Table 14: Values for k_{NTC}

Table 15: Values for VNTC1

Equation 14:

$$
V_{NTC1} = 1.2 + 0.05 \times \text{code}
$$

for $0 \le \text{code} \le 31$

Combined Analog Dimming

All three analog dimming functions work together to regulate the LED current to the minimum of the active bin gain, the input voltage derating gain, and the NTC derating gain.

Equation 15:

 $I_{LED} = min([I_{LED(BIN)}, I_{LED(VIN)}, I_{LED(NTC)}])$

where:

 $I_{LED(BIN)}$ is I_{LED} for the active BIN, $I_{LED(VIN)}$ is I_{LED} for the current V_{IN} , $I_{LED(NTC)}$ is I_{LED} for the current V_{NTC} .

[Figure 13](#page-18-1) shows the effect of the combined analog dimming at three different temperatures with varied input voltage. At Temperature 1, I_{LED} is only limited by input voltage. At Temperature 2, I_{LED} is limited by temperature until it meets the input voltage derating limit. Finally, at Temperature 3, the LED current is limited by temperature at all input voltages.

Figure 13: Effect of Combined Analog Dimming

Table 16: Slope-Factors for Input Voltage Derating

Table 17: Slope-Factors for NTC Derating

Input Voltage Derating Example

The design parameters for an application with four BINs, input voltage derating from 10 V to 5 V, and LED current gain of 0.5 at the minimum input voltage are shown in Table 16.

Start by finding the gain factors for each bin from [Equation 7](#page-14-4). Next, calculate the slope-factors, SFxVIN, for each bin from [Equation 8](#page-15-3) and find the closest value in [Table 16](#page-19-0) or use [Equa](#page-16-2)[tion 9](#page-16-2). Calculate $V_{IN2(Actual)}$ from [Equation 10](#page-16-6) to verify the actual level where k_{VIN} will take full effect. See [Table 19](#page-20-0) for the results for this design; [Figure 14](#page-20-1) shows the effect on I_{LED} for this example graphically (shown with a typical $V_{VIN,UV,L}$ of 4.75 V).

Table 19: Solved Example for Input Voltage Derating

Figure 14: Example LED Current Gain with Input Voltage Derating for Multiple Bins

Thermal Derating Example

This example implements thermal derating starting at 90°C and reaching a maximum thermal derating gain of 0.6 at 130°C. The thermistor used in this example is a Vishay NTCS0603E-3103FHT with a base value of 10 k Ω and a beta value of 3960. The design parameters for this example are shown in [Table 20](#page-21-0).

Using the thermistor beta equation as shown in [Equation 16](#page-21-1) and the circuit in [Figure 9,](#page-16-4) set R_{NTC1} to 2.21 kΩ to keep the voltage at the NTC pin away from the extremes of the voltage divider rails while in the derating temperature range. See Figure 11 for the resistance change of the thermistor and the corresponding voltage change at the NTC pin (output of the voltage divider) as temperature changes.

Equation 16:

$$
R = R_0 e^{\beta \left(\frac{1}{T} - \frac{1}{T_0}\right)}
$$

where:

- R₀: Thermistor resistance at T₀ Ω
T₀: Baseline thermistor temperature K
- T_0 : Baseline thermistor temperature Kelvin
T: Thermistor temperature Kelvin
- T: Thermistor temperature
 β : Thermistor Beta constan
- Thermistor Beta constant

Figure 15: Thermistor and NTC Voltage Change with Temperature

Start by finding the gain factors for each bin from [Equation 7.](#page-14-4) Next, calculate the slope factor, SFxNTC, for each bin using [Equation 11](#page-17-4) and find the closest value in [Table 17](#page-19-1) or use [Equation 12](#page-17-2). Calculate $V_{NTC2(Actual)}$ from [Equation 13](#page-17-5) to verify the actual level where k_{NTC} will take full effect. See [Table 21](#page-21-2) for the results for this design; [Fig](#page-21-3)[ure 16](#page-21-3) shows the effect on I_{LED} for this example graphically.

Table 21: Solved Example for Thermal Derating

Parameter	BIN ₁	BIN ₂	BIN ₃	BIN4		
BIN Gain	1	0.85	0.75	0.7		
V_{NTC1} (V)	2.406	2.406	2.406	2.406		
$VNTC2$ (V) (target)	1.196	1.196	1.196	1.196		
Calculated Slope	0.332	0.208	0.125	0.083		
Closest Slope Factor	0.320	0.192	0.128	0.096		
KBINx (Code)	0	6	10	12		
KNTC (Code)	2	2	2	2		
VNTC1 (Code)	24	24	24	24		
SFxNTC (Code)	9	5	3	2		
V _{NTC2(Actual)} , typical (V)	1.15	1.098	1.228	1.358		

Figure 16: Example of LED Current Gain with NTC Derating

Low and High Beam Control

The A80803 is designed to support low/high-beam applications and can simply and smoothly transition from low-beam to highbeam LED lighting conditions. The A80803 has a unique slewcontrol feature to minimize the LED current overshoot and undershoot while transitioning between low-beam and high-beam, see the Low/High-Beam Transition Slew Control section.

Buck-Boost/Boost Low/High-Beam Control

The A80803 can switch between low-beam and high-beam operating modes by controlling two MOSFETs with its integrated MOSFET drivers at the LBG (low-beam gate) and HBG (highbeam gate) pins. Set the operating mode by driving the LBEAMn pin low for low-beam mode or high for high-beam mode. While in low-beam mode, the A80803 operates as a buck-boost converter, and in high-beam mode, the A80803 operates as a boost converter.

Two external MOSFETs are required to switch between lowbeam and high-beam modes. The low-beam PMOS should have its gate connected to the LBG pin, its source connected to the LBS pin, and its drain connected to the input voltage, VIN. The high-beam NMOS should have its gate connected to the HBG pin, its source connected to GND, and its drain connected to the bottom of the LED string. Connect a 2 k Ω resistor with 5% (or better) tolerance and 4.7 nF capacitor with 10% (or better) tolerance from the gate to the drain for both the NMOS and the PMOS for stability of the beam transition circuit. Refer to [Figure 17](#page-22-1) for a circuit diagram of low/high beam application.

Figure 17: Low/High-Beam Application Circuit

When in low-beam mode, LBG drives the PMOS gate 5.5 V below VIN to turn it on, connecting VIN to CT (through a diode), and HBG drives the NMOS gate low to disconnect the LEDs between CT and GND. The current path is from the regulated output through the top LEDs and into VIN as shown in [Figure 18.](#page-22-2)

When in high-beam mode, LBG drives the PMOS gate up to VIN to disconnect VIN from CT, and HBG drives the NMOS gate high to connect the full LED string to GND, as shown in [Figure 19](#page-22-3).

Figure 19: High-Beam LED Current Flow (Boost)

Low/High Beam Control Methods

Two options are available for low/high beam selection: apply an external signal to the LBEAMn pin or write to the HBG_ON bit in the CONFIG16 register via SPI. Note that if the HBG_ON bit is set, it will override the LBEAMn pin to select high-beam mode. Tie the LEAMn pin low to control the dimming mode through SPI. Set the HBG_ON bit to 0 to use the LBEAMn pin to control low/high-beam selection. Also note that the HBGCTRL bit in CONFIG16 should be 0 to use the topology change application. Both HBG_ON and HBGCTRL default to 0. The HB_UV and HB_OV faults are ignored while in low-beam mode, and the LB UV and LB OV faults are ignored while in high-beam mode. The low-beam to high-beam transition is designed to be used at 100% PWM dimming.

Boost Low/High-Beam Control

The A80803 can also be configured to transition between low/ high-beam operation with a single NMOS in a boost topology. Connect the NMOS gate to HBG, source to GND, and drain to CT, as shown in [Figure 20](#page-23-0). In this configuration, the NMOS will short the high-beam LEDs when HBG is high to enter low-beam operation, the opposite polarity of the topology change circuit. In this configuration where the power converter is strictly a boost converter the input voltage must always be less than both the low-beam and high-beam output voltage.

Set the HBGCTRL bit to 1 to invert the polarity of the LBEAMn pin, driving HBG high when LBEAMn is low. The HBGCTRL bit also inverts which low-beam/high-beam UV/OV circuits are monitored to align with the LBEAMn polarity. The LBG and LBS pins are not used in the single MOSFET configuration.

Figure 20: Low/High-Beam Control with Single MOSFET

Low/High-Beam Transition Slew Control

The A80803 minimizes the LED current overshoot and undershoot seen during low/high-beam transitions. The minimal LED current overshoot and undershoot is shown for a 1 A LED current application in [Figure 21.](#page-23-1)

Figure 21: Minimum LED Current Under/Overshoot for 1 A LED Current Application

This feature is controlled by an external resistor and capacitor at the SLEW pin as shown in [Figure 17.](#page-22-1) Most applications use a 1 V/ms slew rate at the CT pin with a 5.36 kΩ resistor and 47 nF capacitor. The slew rate can be adjusted with [Equation 17](#page-24-1) while keeping R_{SLEW} between 3.6 kΩ and 7.5 kΩ.

Equation 17:

$$
\mathcal{C}_{SLEW} = \frac{250 \ mV \times dt}{R_{SLEW} \times dV}
$$

When VIN is greater than the voltage at the CT node, V_{CT} , the low/high-beam transition follows the state changes shown in [Fig](#page-24-2)[ure 22](#page-24-2). When V_{IN} is less than V_{CT} , the low/high-beam transition follows the state changes shown in [Figure 23](#page-24-3).

Figure 22: Low/High/Low-Beam Transitions when V_{IN} > V_{CT}

Figure 23: Low/High/Low-Beam Transitions when V_{IN} < V_{CT} Input UVLO

The A80803 input UVLO rising edge is programmable via SPI. The default value is typically 5.65 V with 0.9 V hysteresis. This allows the A80803 to maintain full operation down to $V_{IN,MIN}$ of 5 V. Therefore, end equipment can operate to battery voltages of 6 V and allow 1 V drop for reverse protection or filtering.

The A80803 requires a higher voltage than $V_{IN,MIN,H}$ to start operating. The falling undervoltage shut down is just below $V_{IN,MIN}$.

Linear Regulator

The A80803 provides a 5 V linear regulator, V_{REG} , that can source up to 50 mA for general use. The user can select, through SPI, if this regulator remains on when the A80803 is in standby mode while EN/PWM is held low, or if the linear regulator shuts down when EN/PWM is held low.

When VREG_EN is high and EN/PWM is low, the A80803 behaves like a 5 V linear regulator with fault reporting through FFn1 and communication through SPI.

If VREG EN and EN/PWM are set to zero, the startup phase will include a time to load the registers from SPI. When VIN is applied, VCC will be enabled so the registers can be loaded. If both EN/PWM and VREG_EN are 0, then VCC will turn off and the A80803 will go into standby mode. It remains in standby mode until EN/PWM goes high or VIN is power cycled. See the Startup Timing Diagrams in [Figure 26](#page-30-1), [Figure 27,](#page-31-0) and [Figure 28](#page-32-0).

Linear regulator power loss is directly proportional to the input voltage.

The power dissipation of the VREG regulator can be calculated with: Equation 18:

$$
P_D = (V_{IN} - V_{LDO}) \times I_{OUT}
$$

where V_{IN} is the input voltage to the A80803, V_{LDO} is 5 V, and I_{OUT} is the current drawn from VREG.

The temperature rise can be calculated with:

Equation 19:

$$
T_{rise} = P_D \times R_{\theta JA}
$$

See Thermal Characteristics section for details about $R_{\theta JA}$.

The VDRV regulator is also a factor in total temperature rise of the A80803. The current draw from the VDRV regulator follows: Equation 20:

 $I_{VDRV} = f_{SW}(Q_{LSG} + Q_{HSG})$

Use [Equation 18](#page-24-4) and [Equation 19](#page-24-5) to calculate the temperature rise due to VDRV, where V_{LDO} is 6 V for the VDRV linear regulator.

Standby Power

Standby power is the power consumed by the A80803 when the input voltage is applied but the IC is in standby mode by pulling the enable pin low. Automotive lighting applications are often powered from a switched battery connection or have a pass transistor for overcurrent protection, eliminating the concern for standby power consumption since the IC will be fully disabled when the lighting system is powered down. Applications that require a reduced standby current can implement a circuit similar to the one shown below to disable the A80803 when the lighting system is not in use.

Figure 24: Input Disconnect

Fault Handling and Reporting

The A80803 can handle the following fault conditions: input under/overvoltage, VREG and VDRV undervoltage, low-side switch current limit, output overvoltage, output overcurrent, output undervoltage, FSET open/short-to-ground, as well as LED fault conditions for open LED, short LED or output undervoltage, and LED string short.

Faults are reported through two active-low fault flag pins and through SPI. The fault flag pin FFn1 reports all faults detected by the A80803. The fault flag FFn2 only reports the faults that are selected through SPI. If a second fault occurs while the flag is low, the flag status remains unchanged. The flag will not go high until all faults are corrected.

During shutdown, the fault flag goes low when VIN drops below its UV threshold, irrespective of the state of other fault reporting circuits.

Figure 25: FFn1 and FFn2 behavior during shutdown when pulled up to VREG

Table 26: Faults selectable on FFn2 output

Fault flag two, FFn2, includes a programmable blanking time before reporting the fault; see the FF2DLY field in CONFIG22 or [Table 27](#page-25-1) for programming options.

Table 27: Fault Flag 2 Blanking Time

The two fault flag pins can also be configured as bidirectional to be used as inputs to turn off the A80803 regulation loop, which can be useful in applications that require a one-out-all-out condition where two or more A80803 devices are used. The one-outall-out mode can be configured via SPI; see the OOAO field in CONFIG22 or for programming options.

Table 28: One-Out-All-Out Behavior

Input Undervoltage

If input voltage drops below programmed input undervoltage threshold $V_{VIN,UVL}$ for more than input UV deglitch time t_{UVFLT} , the A80803 stops switching and turns off the PWM MOSFET. The fault flag signals the fault if it is pulled up to VREG or VCC. Once input voltage rises beyond UV rising threshold, device performs auto soft-start. The input undervoltage setting is programmable via SPI; see the VINUV field in CONFIG1 for all options. If an input undervoltage fault occurs, the FLT_VIN_UV bit is set in DIAG1 and the FF bit is set in DIAG0.

Input Overvoltage

If input voltage rises beyond programmed overvoltage threshold, the device stops switching and turns off PWM MOSFET. The fault flag signals the fault condition. If input voltage drops at least 1.0 V below overvoltage threshold, the device performs auto soft-start. The input overvoltage setting is programmable via SPI; see the VINOV field in CONFIG1 for all options. If an input overvoltage fault occurs, the FLT_VIN_OV bit is set in DIAG1 and the FF bit is set in DIAG0.

VREG Undervoltage

The A80803 monitors the VREG voltage and signals a fault condition if the VREG voltage falls below 4.15 V (typ.), the device stops switching and turns off the PWM MOSFET. If VREG rises above 4.4 V (typ.), and the input voltage is above switching UV rising threshold, the A80803 auto-restarts with soft-start. If a VREG undervoltage fault occurs, the FLT_VREG_UV bit is set in DIAG1 and the FF bit is set in DIAG0.

Low-Side Switch Current Limit

The A80803 provides pulse-by-pulse current limit protection to protect the low-side MOSFET from large currents. During pulseby-pulse current limit operation, the device waits for 64 switching cycles before turning off the switching MOSFETs (LSG and HSG) and PWM MOSFET. After turning off the MOSFETs, the

device waits for a hiccup cooldown period t_{HIC} and performs auto-restart with soft-start. Although the device enforces pulseby-pulse current protection during soft-start, hiccup operation is disabled until soft-start is finished. If a low-side switch current limit fault occurs, the FLT_LSG_OC bit is set in DIAG1 and the FF bit is set in DIAG0.

FSET Open/Short-to-GND

The FSET pin is monitored for open or shorted-to-GND faults. If an FSET fault occurs, the internal oscillator forces the switching frequency to 350 kHz. The device resumes switching with the set frequency when the fault is removed. If an FSET fault occurs, the FLT FSET bit is set in DIAG1 and the FF bit is set in DIAG0.

Overtemperature

If the junction temperature of A80803 exceeds Thermal Shutdown (TSD) temperature, the device shuts down VREG and the LED driver, but VCC remains operational so all registers retain their contents and SPI remains operational while in thermal shutdown. Once the temperature drops below the TSD temperature and hysteresis level, the A80803 auto-restarts. If an overtemperature fault occurs, the FLT_TEMP bit is set in DIAG1 and the FF bit is set in DIAG0.

Output Overvoltage

Three overvoltage detection circuits are incorporated in the A80803. The high-beam overvoltage circuit monitors the voltage between the regulator output (LP pin) and LED-, and compares to the programmed level in the OV_HB field in CONFIG17. The low-beam overvoltage circuit monitors the voltage between the regulator output (LP pin) and CT pin, and compares to the programmed level in the OV_LB field in CONFIG18. The third overvoltage circuit monitors the voltage between regulator output (LP pin) and GND pin and its trip level is fixed at 75 V. For best results set the OV_LB and OV_HB levels to about 5 V higher than the nominal low-beam and high-beam voltage levels for the application.

When an overvoltage is detected, the low-side and high-side MOS-FETs turn off, immediately waiting for the next switching cycle.

The behavior after an output overvoltage event can be programmed by the OVB field in CONFIG17. The options are to regulate the output at the OV level with V_{OVHYS} hysteresis, or turn off the regulator and PWM MOSFET immediately and enter hiccup mode where the output stays off for t_{HIC} seconds followed by an autorestart with soft-start. The options are summarized in [Table 30.](#page-27-0)

Table 30: Overvoltage Behavior

The default behavior is for the driver to regulate the output voltage at the overvoltage trip point with some hysteresis. This may cause the current in the LEDs to increase. If the OV event is caused by modes 4, 5, or 6 in the table above, then the user may prefer to also open the PWM MOSFET to protect the LED string.

The high-beam OV level, OV_HB, can be set between 20.4 to 70.0 V in 1.6 V steps. The low-beam OV level, OV_LB, can be set between 10.4 and 60 V in 1.6 V steps. See CONFIG17 and CONFIG18. If an output overvoltage fault occurs, the FLT_ OUT_OV bit and FF bit are set in DIAG0.

Output Undervoltage

A80803 reports output undervoltage faults, if any, due to partial LED string short or low input voltage caused by cold cranking the battery. Two UV detect circuits are included to report faults during high or low-beam operation. One detection circuit senses the voltage across the high-beam LED string between LP and LED-, and the other circuit senses the voltage across the low-beam LED string between LP and CT. If the voltage across the high-beam string drops below $V_{UV,HB}$ or the voltage across the low-beam string drops below $V_{UV,LB}$, the fault flag will be pulled low. The two undervoltage detect levels are programmable through SPI. Upon undervoltage detection, the A80803 continues to operate with reduced light output if the one-out-all-out feature is not enabled. If one-out-all-out feature is enabled, the device stops switching during an undervoltage event. During regular startup, UV faults are masked for an additional 50 ms duration after soft-start is finished. Undervoltage faults are also masked while PWM MOSFET is open.

In addition to the above two UV detect circuits, a fixed output UV detect circuit monitors the output voltage at the LP pin with respect to ground and triggers PWMOUT undervoltage fault if the output voltage is less than 6 V. This detection circuit is disabled when low-beam mode is in operation or PWM dimming MOSFET is off. If an output undervoltage event occurs, the FLT_OUT_UV bit and FF bit are set in DIAG0.

Low-Beam/High-Beam OV/UV Comparators

The high-beam undervoltage and overvoltage faults are monitored or ignored according to the HBG on/off state. When $HBGCTL = 0$, the device is in high-beam mode while HBG is on (LBEAMn is high or HBG_ON = 1). When HBGCTL = 1, the device is in highbeam while HBG is off (LBEAMn is high and HBG $ON = 0$). In both cases, the high-beam under/overvoltage comparators are ignored while in low-beam, and the low-beam comparators are ignored while in high-beam.

1 1 1 On Low

Table 31: Low/High-Beam and UV/OV Comparator State

Output Overcurrent

If the voltage across the LP and LN pins exceeds the V_{OC} voltage, then an overcurrent event is detected. The LSG and PWM-OUT signals turn off their respective MOSFETs and the fault flag is set low. The MOSFETs remain off for t_{HIC} . After t_{HIC} , the regulator will go through soft-start to try to regulate the output. If the overcurrent still exists, the device will enter another hiccup cycle based on the programmed number of allowable overcurrent clock cycles. Four different clock cycle durations are programmable via the OCFILT field in CONFIG22, shown in [Table 32](#page-27-1). If an output overcurrent event occurs, the FLT_OUT_OC bit and FF bit are set in DIAG0.

Open LED

An open LED is detected by an overvoltage event and zero current flowing in the current sense resistor, R_{CS} . If open LED is detected while in low-beam, the A80803 signals the fault flag and responds to overvoltage event. If open LED is detected in

high-beam, the A80803 will signal this as a high-beam fault; see High-Beam Fault. Note that open LED detection in low-beam is based on the low-beam overvoltage comparator. If the A80803 is operating in low-beam buck-boost mode, the regulated output voltage is referenced to VIN meaning a high OV_LB setting may not trip the low-beam OV comparator if VIN + OV_LB is greater than 75 V. If the fixed 75 V LP-to-GND comparator trips, then the A80803 does not check for open LED. For best results, set the OV level to about 5 V higher than the nominal voltage levels for the application. If open LED is detected, the FLT_OPENLED bit and FF bit are set in DIAG0.

High-Beam Fault

A high-beam fault occurs when the A80803 is operating in highbeam mode and there is an open LED event or if the difference between CT and ground is less than 2 V. When a high-beam fault occurs, the device transitions to low-beam operation, holds the fault pin FFn1 and optionally FFn2 low, and sets the FF and FLT_HBF bits in DIAG0. To resume high-beam operation, the fault must be removed from the system and the FLT_HBF bit must be cleared by writing a 1 to bit D5 in DIAG1.

LED String Short

The A80803 detects complete LED string short fault if the voltage between LP and CT drops below 1 V while the PWM MOSFET is on. Upon fault detection, the A80803 turns off the low-side gate (LSG), high-side gate (HSG), and PWM MOSFET (PWMOUT) after two switching cycles and pulls the fault flag low. After turning off, the FETs, the device waits for hiccup cool down period t_{HIC} before auto-restarting with soft-start. If an LED string short is detected, the FLT_STRSHORT bit and FF bit are set in DIAG0.

LED Short

The A80803 detects a shorted LED in the string when the output voltage is below the programmed low-beam undervoltage level or high-beam undervoltage level. Set the LEDSC bit high in CON-FIG1 to enable the LED short fault flag. If LEDSC is set to 1 and an LED short is detected, the FLT_LEDSHORT bit and FF bit are set in DIAG0.

Table 33: Fault Table Summary

Startup Timing Diagrams

For all timing diagrams, LED current is linear during soft-start once regulator output voltage is higher than LED forward bias voltage.

Figure 26: Startup with VREG_EN = 0 for Standby Mode Operation. Device enters normal operation after EN/PWM is High.

Figure 27: Startup with VREG_EN = 1 for Linear Regulator Operation. Device enters normal operation after EN/PWM is High.

Figure 28: Startup with EN/PWM = VIN. Device enters normal operation after VIN is above input undervoltage threshold.

Allegro MicroSystems 955 Perimeter Road Manchester, NH 03103-3353 U.S.A. www.allegromicro.com

Serial Communication

The A80803 provides the user with a three-wire synchronous serial interface that is compatible with SPI (Serial Peripheral Interface). A fourth wire can be used to provide diagnostic feedback and read back of the register content. The MOSI (Master Out Slave In), SCK (Serial Clock), and CSn (Slave Select) pins are used by the serial interface of the A80803. The MISO (Master In Slave Out) pin can be used to read back from the device.

The serial interface timing requirements are specified in the electrical characteristics table and illustrated in [Figure 2](#page-8-0). Serial data is received at the A80803 MOSI pin and clocked into a shift register on the rising edge of the clock signal on the SCK pin. The CSn pin should be held high and only driven low during a serial transfer. No data is clocked through the shift register when CSn is high allowing multiple devices to share the MOSI, MISO, and SCK signals. Each slave device requires an independent CSn signal from the master.

A graphical user interface (GUI) software tool is available for download to demonstrate interacting with the configuration registers.

SPI Pins

MOSI: Serial data logic input with pull-down. 16-bit serial word, input MSB first.

SCK: Serial clock logic input with pull-down. Data is latched in from MOSI on the rising edge of SCK. There must be 16 rising edges per write and SCK must be held high when CSn changes.

CSn: Serial data strobe and serial access enable logic input with pull-up. When CSn is high, any activity on SCK or MOSI is ignored and MISO is high impedance, allowing multiple MOSI slaves to have common MOSI, SCK, and MISO connections.

MISO: Serial data output. High impedance when CSn is high. Output bit 15 of the status register, the fault flag (FF), as soon as CSn goes low.

Start a transaction by driving the CSn pin low. After 16 bits have been clocked in to the MOSI pin CSn must be driven high to latch the data into the selected register. The internal control circuits then act on the new data.

If there are more than 16 rising edges on SCK or if CSn goes high and there are fewer than 16 rising edges on SCK, the write will be cancelled without writing data to the registers. In addition, the

diagnostic register will not be reset and the SE (serial error) bit will be set to indicate a data transfer error. The value of the SE bit is from the previous transaction.

The A80803 reports diagnostic and configuration register data on the MISO terminal MSB first while CSn is low, and updates to the next bit on each falling edge of SCK. The first bit, which is always the FF (fault flag) bit from the Diagnostic register, is output as soon as CSn goes low.

SPI Data Frames

To write to any of the write-accessible registers, transfer a 16-bit data frame starting with a 5-bit address, 1 write/read bit, 8 data bits and 1 parity bit as the LSB. See [Table 34.](#page-37-1)

Table 34: SPI MOSI Pin During Read or Write

The register address (bits 15:11) specifies which register to write data to or read data from.

To read data from the specified address, set W/\overline{R} to 0. The data bits (bits 9 to 1) are ignored during a read and the register content is clocked out onto the MOSI pin with some diagnostic information, as shown in [Table 35.](#page-37-2) The A80803 cannot transmit data for a read if V_{REG} < 2 V.

Table 35: SPI MISO Pin During Read

To write data to the specific address, set W/\overline{R} to 1. The data bits (bits 9 to 1) will be written to the register when the transaction completes and CSn goes high. During the write transaction the MOSI pin will report diagnostic information, taking advantage of the unused read-back bits to show additional information. See [Table 36.](#page-37-3)

Table 36: SPI MISO Pin During Write

The parity bit (bit 0, least significant bit) must be calculated for each transaction to ensure odd parity, meaning the sum of the total number of logical high bits is an odd number.

The MISO output updates to the next bit on each falling edge of the SCK. The first bit is always the FF bit from the status register and is output as soon as CS goes low. If an EEPROM Error (EE) occurs, it is reported on MISO after every read or write. A bad parity bit on a write will cancel the write and set the Serial Error (SE) bit in the MISO output. A bad parity bit on a read will also set the SE bit.

Reading and Writing Diagnostic Registers

DIAG0 and DIAG1 are directly addressable for reads and writes. To read DIAG0 or DIAG1 build a SPI transfer as shown in [Table 34.](#page-37-1) Fault status bits are cleared when the fault is removed. Write a 1 to a fault diagnostic field to clear the fault; write 0xFF to both DIAG0 and DIAG1 to clear any faults.

Reading and Writing Configuration Registers

CONFIG0 – CONFIG22 are indirect access registers. Perform a write of the indirect address to register 0x03 to load the contents of a bank of three configuration registers into registers 0x05, 0x06, and 0x07, denoted as CONFIG X, CONFIG Y, and CONFIG Z in [Table 37](#page-38-0). Use [Table 38](#page-38-1) to find the indirect register address for a particular configuration register. Read or write registers 0x05, 0x06, 0x07 with normal SPI transfers. Write 0x00 to 0x04 to latch any changes and update the corresponding configuration registers.

Table 37: Indirect Register Access

Table 38: Indirect Register Bank Addresses

Reading EEPROM

The EEPROM registers are 32 bits wide and each EEPROM register represents three Config registers in bits [23:0]. The EEPROM registers are read the same way as the configuration registers but have a different initial address offset, as shown in [Table 39.](#page-38-2) The indirect address of the EEPROM_CFGx registers are offset from a group of three Config_x registers it represents by 0x10, so EEPRROM_CFG1 represents Config_2 in bits [23:16], Config_1 in bits [15:8] and Config_0 in bits [7:0].

Table 39: EEPROM Registers

Writing EEPROM

Writing EEPROM is similar to writing to the configuration registers except it must be unlocked to accept writes. There are seven unlock keys, each 20 bits wide, that must be sent in succession, and the unlock sequence must be the first SPI transfer after a power-on. The unlock keys are shown in [Table 40.](#page-38-3)

Table 40: EEPROM Write Unlock Sequence

Table 41: Register Map

R = Read

W = Write W1C = Write 1 to clear Write 0 to all RESERVED fields.

Register Descriptions

DIAG0

DIAG1

Fault diagnostic bits are latched until cleared. Write a 1 to clear a latched diagnostic field. The diagnostic bit will remain set if the fault state is still active. Fault status bits indicate an active fault and are automatically cleared when the fault is removed.

CONFIG0

CONFIG2

CONFIG3

CONFIG4

CONFIG6

CONFIG7

CONFIG8

CONFIG9

CONFIG10

CONFIG12

CONFIG13

CONFIG15

CONFIG16

CONFIG17

CONFIG19

CONFIG20

APPLICATIONS INFORMATION

Three Brightness Level DRL Headlamp Application

Figure 33: DRL, Low, High Tri-Level Lighting Application

Table 43: Three Brightness Level DRL Headlamp Application Bill of Materials

* C4, C5, C7, C8, C9 are optional components.

Two Brightness Level Lighting Application with Single MOSFET for Low/High-Beam

Figure 34: Two Brightness Level Boost LED Controller

Table 45: Two Brightness Level Lighting Application with Single MOSFET for Low/High-Beam Bill of Materials

* C4, C5, C7, C8, C9 are optional components.

Single LED String Boost Controller with Configurable Internal PWM Dimming

Figure 35: Boost LED Controller with Internal PWM Dimming

Table 46: Boost LED Controller Brightness Levels

Table 47: Single LED String Boost Controller with Configurable Internal PWM Dimming Bill of Materials

* C4, C5, C7, C8, C9 are optional components.

Single LED String Buck-Boost LED Controller with External PWM

Figure 36: Buck-Boost LED Controller with External PWM

	Table 48: Boost LED Controller Brightness Levels	

Table 49: Single LED String Buck-Boost LED Controller with External PWM Bill of Materials

* C4, C5, C7, C8, C9 are optional components.

PACKAGE OUTLINE DRAWING

Figure 37: 32-Pin 5 mm × 5 mm QFN with exposed thermal pad and wettable flank (suffix ET)

