

**RoHS Compliant**

**CFast 2.0**

SV250-CFast 2.0 Product Specifications



**November 8, 2021**

**Version 1.6**



**Apacer Technology Inc.**

1F, No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City, Taiwan, R.O.C

Tel: +886-2-2267-8000 Fax: +886-2-2267-2261

[www.apacer.com](http://www.apacer.com)

## Specifications Overview:

- **Compliance with SATA Revision 3.2**
  - SATA 6 Gb/s interface
  - Backward compatible with SATA 1.5 and 3 Gb/s interfaces
  - ATA-8 command set
- **Capacity**
  - 30, 60, 120, 240, 480 GB
- **Performance\***
  - Burst read/write: 600 MB/sec
  - Sequential read: Up to 560 MB/sec
  - Sequential write: Up to 515 MB/sec
  - Random read (4K): Up to 56,000 IOPS
  - Random write (4K): Up to 71,000 IOPS
- **Flash Management**
  - Low-Density Parity-Check (LDPC) Code
  - Global Wear Leveling
  - Flash bad-block management
  - Flash Translation Layer: Page Mapping
  - DataDefender™
  - S.M.A.R.T.
  - Device Sleep
  - ATA Secure Erase
  - TRIM
  - Hyper Cache Technology
  - Over-Provisioning
  - DataRAID™\*\*
  - SMART Read Refresh™
- **Reliability**
  - Thermal Sensor
  - End-to-End Data Protection
- **NAND Flash Type: 3D TLC (BiCS3)**
- **MTBF: >3,000,000 hours**
- **Temperature Range**
  - Operating:
    - Standard: 0°C to 70°C
    - Wide: -40°C to 85°C
  - Storage: -55°C to 100°C
- **Power Consumption\***
  - Supply voltage: 3.3V
  - Active mode: 400 mA
  - Idle mode: 75 mA
- **Form Factor**
  - CFast
  - Dimensions: 42.80 x 36.45 x 3.60, unit: mm
  - Net Weight: 9.33g ± 5%
- **Connector Type**
  - 7 + 17 pin female connector
- **Endurance (in drive writes per day: DWPD)**
  - 30 GB: 3.2 DWPD
  - 60 GB: 3.45 DWPD
  - 120 GB: 3.37 DWPD
  - 240 GB: 3.42 DWPD
  - 480 GB: 3.4 DWPD
- **Security**
  - Trusted Computing Group (TCG) Opal 2.0 (optional)
  - AES 256-bit hardware encryption
- **Write Protect Switch (optional)**
- **RoHS Compliant**

\*Varies from capacities. The values for performances and power consumptions presented are typical and may vary depending on flash configurations or platform settings.

\*\*Supported on standard model of all capacities and TCG Opal-supported model of 120-480GB capacities.

## Table of Contents

|   |           |
|---|-----------|
| <b>1. General Descriptions .....</b>              | <b>4</b>  |
| <b>2. Functional Block .....</b>                  | <b>4</b>  |
| <b>3. Pin Assignments.....</b>                    | <b>5</b>  |
| <b>4. Product Specifications.....</b>             | <b>7</b>  |
| 4.1 Capacity.....                                 | 7         |
| 4.2 Performance .....                             | 7         |
| 4.3 Environmental Specifications .....            | 8         |
| 4.4 Mean Time Between Failures (MTBF) .....       | 8         |
| 4.5 Certification and Compliance.....             | 8         |
| 4.6 Endurance .....                               | 9         |
| <b>5. Flash Management .....</b>                  | <b>10</b> |
| 5.1 Error Correction/Detection.....               | 10        |
| 5.2 Bad Block Management .....                    | 10        |
| 5.3 Global Wear Leveling .....                    | 10        |
| 5.4 DataDefender™ .....                           | 10        |
| 5.5 Flash Translation Layer – Page Mapping.....   | 10        |
| 5.6 ATA Secure Erase.....                         | 11        |
| 5.7 TRIM.....                                     | 11        |
| 5.8 Hyper Cache Technology .....                  | 11        |
| 5.9 Over-Provisioning .....                       | 11        |
| 5.10 DataRAID™ .....                              | 11        |
| 5.11 SMART Read Refresh™ .....                    | 11        |
| 5.12 Device Sleep (DevSleep or DEVSLP) Mode.....  | 12        |
| 5.13 SATA Power Management.....                   | 12        |
| <b>6. Security and Reliability Features .....</b> | <b>13</b> |
| 6.1 TCG Opal (optional) .....                     | 13        |
| 6.2 Advanced Encryption Standard.....             | 13        |
| 6.3 End-to-End Data Protection.....               | 13        |
| 6.4 Thermal Sensor .....                          | 13        |
| <b>7. Software Interface .....</b>                | <b>14</b> |
| 7.1 Command Set.....                              | 14        |

|  |           |
|--|-----------|
| 7.2 S.M.A.R.T. ....                          | 15        |
| <b>8. Electrical Specifications.....</b>     | <b>17</b> |
| 8.1 Operating Voltage.....                   | 17        |
| 8.2 Power Consumption .....                  | 17        |
| <b>9. Physical Characteristics.....</b>      | <b>18</b> |
| 9.1 Dimensions .....                         | 18        |
| 9.2 Write Protect Switch (optional) .....    | 19        |
| 9.3 Net Weight.....                          | 19        |
| <b>10. Product Ordering Information.....</b> | <b>20</b> |
| 10.1 Product Code Designations.....          | 20        |
| 10.2 Valid Combinations.....                 | 21        |

## 1. General Descriptions

Apacer SV250-CFast 2.0 is the latest enhancement of conventional CFast form factor that delivers various technological advantages. It utilizes 3D NAND for higher capacity up to 480GB and provides more power efficiency than 2D NAND. This new flash memory card comes with SATA 6 Gb/s interface for higher performance and consists of SATA-based 7-pin signal segment and 17-pin for power and control purposes. Designed without DRAM on the internal controlling unit, SV250-CFast ensures data integrity by preventing data loss during a sudden power outage.

For data efficiency, SV250-CFast 2.0 delivers data transfer rates up to 560MB/s in sequential access and 56,000 IOPS in 4KB random access. In addition, Apacer CFast cards come with S.M.A.R.T. for lifetime monitoring. Apacer SV250-CFast 2.0 guarantees reliability of applications in harsh environments by implementing intelligent Flash Management algorithms and LDPC (Low Density Parity Check) ECC engine to extend SSD endurance and increase data reliability.

## 2. Functional Block

Apacer SV250-CFast 2.0 includes a single-chip SATA 6 Gb/s and the flash media. The controller integrates the flash management unit to support multi-channel, multi-bank flash arrays. Figure 2-1 shows the functional block diagram.





Figure 2-1 Functional Block Diagram

### 3. Pin Assignments

Table 3-1 describes SV250-CFast 2.0 signal segment, and Table 3-2, its power segment.



**Figure 3-1** Pin Assignment


**Table 3-1** Signal Segment

| Pin | Definition | Description                     |
|-----|------------|---------------------------------|
| S1  | GND        | Ground                          |
| S2  | A+         | SATA Differential Signal Pair A |
| S3  | A-         |                                 |
| S4  | GND        | Ground                          |
| S5  | B-         | SATA Differential Signal Pair B |
| S6  | B+         |                                 |
| S7  | GND        | Ground                          |

**Table 3-2 Power Segment**

| Pin  | Definition  | Type              | Description                          |
|------|-------------|-------------------|--------------------------------------|
| PC1  | CDI         | Input             | Card Detect In                       |
| PC2  | PGND        | Device GND        | Device GND                           |
| PC3  | DEVSLP      | DEVSLP card input | DEVSLP enable                        |
| PC4  | No connect* | Not available     | Reserved                             |
| PC5  | No connect* | Not available     | Reserved                             |
| PC6  | No connect* | Not available     | Reserved                             |
| PC7  | PGND        | Device GND        | Device GND                           |
| PC8  | LED1        | LED Output        | Power indicator                      |
| PC9  | LED2        | LED Output        | Access indicator                     |
| PC10 | No connect* | Not available     | Reserved                             |
| PC11 | No connect* | Not available     | Reserved                             |
| PC12 | IFDet       | GND               | Card output, connect to PGND on card |
| PC13 | PWR         | 3.3V              | Device power (3.3V)                  |
| PC14 | PWR         | 3.3V              | Device power (3.3V)                  |
| PC15 | PGND        | Device GND        | Device GND                           |
| PC16 | PGND        | Device GND        | Device GND                           |
| PC17 | CDO         | Output            | Card Detect Out                      |

\*Reserved by Apacer, please do not connect to a host.



**Figure 3-2 SATA Cable / Connector Connection Diagram**

The connector on the left represents the Host with TX/RX differential pairs connected to a cable while the connector on the right shows the Device with TX/RX differential pairs also connected to the cable. Notice also the ground path connecting the shielding of the cable to the Cable Receptacle.

## 4. Product Specifications

### 4.1 Capacity

Capacity specifications of the SV250-CFast 2.0 are available as shown in Table 4-1. It lists the specific capacity and the default numbers of heads, sectors and cylinders for each product line.

**Table 4-1** Capacity Specifications

| Capacity | Total bytes*    | Cylinders | Heads | Sectors | Total LBA   |
|----------|-----------------|-----------|-------|---------|-------------|
| 30 GB    | 30,016,659,456  | 16,383    | 16    | 63      | 58,626,288  |
| 60 GB    | 60,022,480,896  | 16,383    | 16    | 63      | 117,231,408 |
| 120 GB   | 120,034,123,776 | 16,383    | 16    | 63      | 234,441,648 |
| 240 GB   | 240,057,409,536 | 16,383    | 16    | 63      | 468,862,128 |
| 480 GB   | 480,103,981,056 | 16,383    | 16    | 63      | 937,703,088 |

\*Display of total bytes varies from file systems, which means not all of the bytes can be used for storage.

\*\*Notes: 1 GB = 1,000,000,000 bytes; 1 sector = 512 bytes.

LBA count addressed in the table above indicates total user storage capacity and will remain the same throughout the lifespan of the device. However, the total usable capacity of the SSD is most likely to be less than the total physical capacity because a small portion of the capacity is reserved for device maintenance usages.

### 4.2 Performance

Performance of SV250-CFast 2.0 product family is available as shown in Table 4-2.

**Table 4-2** Performance Specifications

| Performance                     | Capacity                       | 30 GB  | 60 GB  | 120 GB | 240 GB | 480 GB |
|---------------------------------|--------------------------------|--------|--------|--------|--------|--------|
|                                 | <b>Sequential Read* (MB/s)</b> |        | 215    | 435    | 560    | 560    |
| <b>Sequential Write* (MB/s)</b> |                                | 125    | 260    | 475    | 505    | 515    |
| <b>Random Read IOPS** (4K)</b>  |                                | 8,000  | 19,000 | 33,000 | 52,000 | 56,000 |
| <b>Random Write IOPS** (4K)</b> |                                | 17,000 | 58,000 | 71,000 | 71,000 | 71,000 |

Note:

Results may differ from various flash configurations or host system setting.

\*Sequential performance is based on CrystalDiskMark 5.2.1 with file size 1,000MB.

\*\*Random performance measured using IOMeter with Queue Depth 32.



### 4.3 Environmental Specifications

Environmental specifications of SV250-CFast 2.0 are shown in Table 4-3.

**Table 4-3** Environmental Specifications

| Item                    | Specifications   |
|-------------------------|--|
| Operating temp.         | 0°C to 70°C (Standard); -40°C to 85°C (Wide)               |
| Non-operating temp.     | -55°C to 100°C   |
| Operating vibration     | 7.69 GRMS, 20~2000 Hz/random (compliant with MIL-STD-810G) |
| Non-operating vibration | 4.02 GRMS, 15~2000 Hz/random (compliant with MIL-STD-810G) |
| Operating shock         | 50G, 11ms  |
| Non-operating shock     | 1500G, 0.5ms (compliant with MIL-STD-883K)                 |

Note: This Environmental Specification table indicates the conditions for testing the device. Real world usages may affect the results.

### 4.4 Mean Time Between Failures (MTBF)

Mean Time Between Failures (MTBF) is predicted based on reliability data for the individual components in SV250-CFast 2.0. Serving as statistical reference, the prediction result for SV250-CFast is more than 3,000,000 hours.

Note: The MTBF is predicated and calculated based on “Telcordia Technologies Special Report, SR-332, Issue 3” method.

### 4.5 Certification and Compliance

SV250-CFast 2.0 complies with the following standards:

- CE
- FCC
- RoHS
- MIL-STD-810G

## 4.6 Endurance

The endurance of a storage device is predicted by Drive Writes Per Day based on several factors related to usage, such as the amount of data written into the drive, block management conditions, and daily workload for the drive. Thus, key factors, such as Write Amplifications and the number of P/E cycles, can influence the lifespan of the drive.

**Table 4-4** Drive Writes Per Day

| Capacity | Drive Writes Per Day |
|----------|----------------------|
| 30 GB    | 3.2                  |
| 60 GB    | 3.45                 |
| 120 GB   | 3.37                 |
| 240 GB   | 3.42                 |
| 480 GB   | 3.4                  |

Note:

- This estimation complies with JEDEC JESD-219, Enterprise endurance workload of random data with payload size distribution.
- Flash vendor guaranteed 3D NAND TLC P/E cycle: 3K
- WAF may vary from capacity, flash configurations and writing behavior on each platform.
- 1 Terabyte = 1,024GB
- DWPD (Drive Writes Per Day) is calculated based on the number of times that user overwrites the entire capacity of an SSD per day of its lifetime during the warranty period. (3D NAND TLC warranty: 2 years)

## 5. Flash Management

### 5.1 Error Correction/Detection

SV250-CFast implements a hardware ECC scheme, based on the Low Density Parity Check (LDPC). LDPC is a class of linear block error correcting code which has apparent coding gain over BCH code because LDPC code includes both hard decoding and soft decoding algorithms. With the error rate decreasing, LDPC can extend SSD endurance and increase data reliability while reading raw data inside a flash chip.

### 5.2 Bad Block Management

Current production technology is unable to guarantee total reliability of NAND flash memory array. When a flash memory device leaves factory, it comes with a minimal number of initial bad blocks during production or out-of-factory as there is no currently known technology that produce flash chips free of bad blocks. In addition, bad blocks may develop during program/erase cycles. Since bad blocks are inevitable, the solution is to keep them in control. Apacer flash devices are programmed with ECC, page mapping technique and S.M.A.R.T to reduce invalidity or error. Once bad blocks are detected, data in those blocks will be transferred to free blocks and error will be corrected by designated algorithms.

### 5.3 Global Wear Leveling

Flash memory devices differ from Hard Disk Drives (HDDs) in terms of how blocks are utilized. For HDDs, when a change is made to stored data, like erase or update, the controller mechanism on HDDs will perform overwrites on blocks. Unlike HDDs, flash blocks cannot be overwritten and each P/E cycle wears down the lifespan of blocks gradually. Repeatedly program/erase cycles performed on the same memory cells will eventually cause some blocks to age faster than others. This would bring flash storages to their end of service term sooner. Global wear leveling is an important mechanism that levels out the wearing of all blocks so that the wearing-down of all blocks can be almost evenly distributed. This will increase the lifespan of SSDs.

### 5.4 DataDefender™

Apacer's DataDefender combines both firmware and hardware mechanisms to ensure data integrity. When power disruption occurs, the hardware mechanism will notice and trigger the controller to run multiple write-to-flash cycles to store data. Then the firmware will check that the data was correctly written to the NAND flash after the power disruption, preventing data loss.

### 5.5 Flash Translation Layer – Page Mapping

Page mapping is an advanced flash management technology whose essence lies in the ability to gather data, distribute the data into flash pages automatically, and then schedule the data to be evenly written. Page-level mapping uses one page as the unit of mapping. The most important characteristic is that each logical page can be mapped to any physical page on the flash memory device. This mapping algorithm allows different sizes of data to be written to a block as if the data is written to a data pool and it does not need to take extra operations to process a write command. Thus, page mapping is adopted to increase random access speed and improve SSD lifespan, reduce block erase frequency, and achieve optimized performance and lifespan.

## 5.6 ATA Secure Erase

ATA Secure Erase is an ATA disk purging command currently embedded in most of the storage drives. Defined in ATA specifications, (ATA) Secure Erase is part of Security Feature Set that allows storage drives to erase all user data areas. The erase process usually runs on the firmware level as most of the ATA-based storage media currently in the market are built-in with this command. ATA Secure Erase can securely wipe out the user data in the drive and protects it from malicious attack.

## 5.7 TRIM

TRIM is a SATA command that helps improve the read/write performance and efficiency of solid-state drives (SSD). The command enables the host operating system to inform SSD controller which blocks contain invalid data, mostly because of the erase commands from host. The invalid will be discarded permanently and the SSD will retain more space for itself.

## 5.8 Hyper Cache Technology

Apacer proprietary Hyper Cache technology uses a portion of the available capacity as SLC (1bit-per-cell) NAND flash memory, called Hyper cache mode. When data is written to SSD, the firmware will direct the data to Hyper Cache mode, providing excellent performance to handle various scenarios in industrial use.

## 5.9 Over-Provisioning

Over-Provisioning (OP) is a certain portion of the SSD capacity exclusively for increasing Garbage Collection (GC) efficiency, especially when the SSD is filled to full capacity or performs a heavy mixed-random workload. OP has the advantages of providing extended life expectancy, reliable data integrity, and high sustained write performance.

## 5.10 DataRAID™


Apacer's DataRAID algorithm applies an additional level of protection and error-checking. Using this algorithm, a certain amount of space is given over to aggregating and resaving the existing parity data used for error checking. So, in the event that data becomes corrupted, the parity data can be compared to the existing uncorrupted data and the content of the corrupted data can be rebuilt.

## 5.11 SMART Read Refresh™

Apacer's SMART Read Refresh plays a proactive role in avoiding read disturb errors from occurring to ensure health status of all blocks of NAND flash. Developed for read-intensive applications in particular, SMART Read Refresh is employed to make sure that during read operations, when the read operation threshold is reached, the data is refreshed by re-writing it to a different block for subsequent use.

## 5.12 Device Sleep (DevSleep or DEVSLP) Mode

Device Sleep is a feature that allows SATA devices to enter a low power mode by designating a particular pin as DEVSLP signal with an aim to reducing power consumption.



## 5.13 SATA Power Management

By complying with SATA 6 Gb/s specifications, the SSD supports the following SATA power saving modes:

- ACTIVE: PHY ready, full power, TX & RX operational
- PARTIAL: Reduces power, resumes in under 10 µs (microseconds)
- SLUMBER: Reduces power, resumes in under 10 ms (milliseconds)
- HIPM: Host-Initiated Power Management
- DIPM: Device-Initiated Power Management
- AUTO-SLUMBER: Automatic transition from partial to slumber.
- Device Sleep (DevSleep or DEVSLP): PHY powered down; power consumption  $\leq 5$  mW; host assertion time  $\leq 10$  ms; exit timeout from this state  $\leq 20$  ms (unless specified otherwise in SATA Identify Device Log).

Note: The behaviors of power management features would depend on host/device settings.

## 6. Security and Reliability Features

### 6.1 TCG Opal (optional)

Developed by the Trusted Computing Group (TCG), an organization whose members work together to formulate industry standards, Opal is a set of security specifications used for applying hardware-based encryption to storage devices.

Hardware encryption has many advantages. First of all, it transfers the computational load of the encryption process to dedicated processors, reducing the stress on the host system's CPU. In addition, storage devices complying with Opal specifications are self-encryption devices. Opal specifications also feature boot authentication. When the drive is being accessed, the shadow MBR will request the drive password at boot. The drive will only unlock and decrypt if the correct password is supplied. The other feature is LBA-specific permissions. Users are assigned different permissions for LBA ranges created by the device administrator. Each LBA range is password-protected and can only be accessed by users with the correct key to perform permitted actions (read/write/erase).

### 6.2 Advanced Encryption Standard

Advanced Encryption Standard (AES) is a specification for the encryption of electronic data. AES has been adopted by the U.S. government since 2001 to protect classified information and is now widely implemented in embedded computing applications. The AES algorithm used in software and hardware is symmetric so that encrypting/decrypting requires the same encryption key. Without the key, the encrypted data is inaccessible to ensure information security.

Notably in flash memory applications, AES 256-bit hardware encryption is the mainstream to protect sensitive or confidential data. The hardware encryption provides better performance, reliability, and security than software encryption. It uses a dedicated processor, which is built inside the controller, to process the encryption and decryption. This enormously shortens the processing time and makes it efficient.

### 6.3 End-to-End Data Protection

End-to-End Data Protection is a feature implemented in Apacer SSD products that extends error control to cover the entire path from the host computer to the drive and back, and ensure data integrity at multiple points in the path to enable reliable delivery of data transfers. Unlike ECC which does not exhibit the ability to determine the occurrence of errors throughout the process of data transmission, End-to-End Data Protection allows SSD controller to identify an error created anywhere in the path and report the error to the host computer before it is written to the drive. This error-checking and error-reporting mechanism therefore guarantees the trustworthiness and reliability of the SSD.

### 6.4 Thermal Sensor

Apacer Thermal Sensor is a digital temperature sensor with serial interface. By using designated pins for transmission, storage device owners are able to read temperature data.

## 7. Software Interface

### 7.1 Command Set

This section defines the software requirements and the format of the commands the host sends to SV250-CFast. Commands are issued to SV250-CFast by loading the required registers in the command block with the supplied parameters, and then writing the command code to the Command register.

**Table 7-1** Command Set

| Code | Command                      | Code | Command                 |
|------|------------------------------|------|-------------------------|
| E5h  | CHECK POWER MODE             | F4h  | SECURITY ERASE UNIT     |
| 06h  | DATA SET MANAGEMENT          | F5h  | SECURITY FREEZE LOCK    |
| 92h  | DOWNLOAD MICROCODE           | F1h  | SECURITY SET PASSWORD   |
| 90h  | EXECUTE DEVICE DIAGNOSTIC    | F2h  | SECURITY UNLOCK         |
| E7h  | FLUSH CACHE                  | 70h  | SEEK                    |
| EAh  | FLUSH CACHE EXT              | EFh  | SET FEATURES            |
| ECh  | IDENTIFY DEVICE              | C6h  | SET MULTIPLE MODE       |
| E3h  | IDLE                         | E6h  | SLEEP                   |
| E1h  | IDLE IMMEDIATE               | B0h  | SMART                   |
| 91h  | INITIALIZE DEVICE PARAMETERS | E2h  | STANDBY                 |
| E4h  | READ BUFFER                  | E0h  | STANDBY IMMEDIATE       |
| C8h  | READ DMA                     | E8h  | WRITE BUFFER            |
| 25h  | READ DMA EXT                 | CAh  | WRITE DMA               |
| 60h  | READ FPDMA QUEUED            | 35h  | WRITE DMA EXT           |
| C4h  | READ MULTIPLE                | 3Dh  | WRITE DMA FUA EXT       |
| 29h  | READ MULTIPLE EXT            | 61h  | WRITE FPDMA QUEUED      |
| 2Fh  | READ LOG EXT                 | 3Fh  | WRITE LOG EXT           |
| 47h  | READ LOG DMA EXT             | 57h  | WRITE LOG DMA EXT       |
| 20h  | READ SECTOR                  | C5h  | WRITE MULTIPLE          |
| 24h  | READ SECTOR EXT              | 39h  | WRITE MULTIPLE EXT      |
| 40h  | READ VERIFY SECTORS          | CEh  | WRITE MULTIPLE FUA EXT  |
| 42h  | READ VERIFY SECTORS EXT      | 30h  | WRITE SECTOR            |
| 10h  | RECALIBRATE                  | 34h  | WRITE SECTOR EXT        |
| F6h  | SECURITY DISABLE PASSWORD    | 45h  | WRITE UNCORRECTABLE EXT |
| F3h  | SECURITY ERASE PREPARE       |      |                         |

**Table 7-2** Trusted Computing Feature Set

| Code | Command             | Code | Command          |
|------|---------------------|------|------------------|
| 5Ch  | TRUSTED RECEIVE     | 5Eh  | TRUSTED SEND     |
| 5Dh  | TRUSTED RECEIVE DMA | 5Fh  | TRUSTED SEND DMA |

Note: This feature set is only applicable to products implemented with AES and Opal functions.

## 7.2 S.M.A.R.T.

S.M.A.R.T. is an abbreviation for Self-Monitoring, Analysis and Reporting Technology, a self-monitoring system that provides indicators of drive health as well as potential disk problems. It serves as a warning for users from unscheduled downtime by monitoring and displaying critical drive information. Ideally, this should allow taking proactive actions to prevent drive failure and make use of S.M.A.R.T. information for future product development reference.

Apacer devices use the standard SMART command B0h to read data out from the drive to activate our S.M.A.R.T. feature that complies with the ATA/ATAPI specifications. S.M.A.R.T. Attribute IDs shall include initial bad block count, total later bad block count, maximum erase count, average erase count, power on hours and power cycle. When the S.M.A.R.T. Utility running on the host, it analyzes and reports the disk status to the host before the device reaches in critical condition.

Note: Attribute IDs may vary from product models due to various solution design and supporting capabilities.

Apacer memory products come with S.M.A.R.T. commands and subcommands for users to obtain information of drive status and to predict potential drive failures. Users can take advantage of the following commands/subcommands to monitor the health of the drive.

**Table 7-3 SMART Subcommand Set**

| Code | SMART Subcommand                  |
|------|-----------------------------------|
| D0h  | READ DATA                         |
| D1h  | READ ATTRIBUTE THRESHOLDS         |
| D2h  | ENABLE/DISABLE ATTRIBUTE AUTOSAVE |
| D4h  | EXECUTE OFF-LINE IMMEDIATE        |
| D5h  | SMART READ LOG                    |
| D6h  | SMART WRITE LOG                   |
| D8h  | ENABLE OPERATIONS                 |
| D9h  | DISABLE OPERATIONS                |
| DAh  | RETURN STATUS                     |

**Table 7-4 General SMART Attribute Structure**

| Byte  | Description |
|-------|-------------|
| 0     | ID (Hex)    |
| 1 – 2 | Status Flag |
| 3     | Value       |
| 4     | Worst       |
| 5*-11 | Raw Data    |

\*Byte 5: LSB



Table 7-5 SMART Attribute ID List

| ID (Hex)   | Attribute Name                     |
|------------|------------------------------------|
| 9 (0x09)   | Power-on Hours                     |
| 12 (0x0C)  | Power Cycle Count                  |
| 163 (0xA3) | Max. Erase Count                   |
| 164 (0xA4) | Avg. Erase Count                   |
| 166 (0xA6) | Total Later Bad Block Count        |
| 167 (0xA7) | SSD Protect Mode (Vendor Specific) |
| 168 (0xA8) | SATA PHY Error Count               |
| 171 (0xAB) | Program Fail Count                 |
| 172 (0xAC) | Erase Fail Count                   |
| 175 (0xAF) | Bad Cluster Table Count            |
| 192 (0xC0) | Unexpected Power Loss Count        |
| 194 (0xC2) | Temperature                        |
| 231 (0xE7) | Lifetime Left                      |
| 241 (0xF1) | Total Sectors of Write             |

## 8. Electrical Specifications

### 8.1 Operating Voltage

Table 8-1 lists the supply voltage for SV250-CFast 2.0.

**Table 8-1** Operating Range

| Parameter    | Symbol | Min   | Type | Max   | Units |
|--------------|--------|-------|------|-------|-------|
| Power Supply | Vcc    | 3.135 | 3.3  | 3.465 | V     |

### 8.2 Power Consumption

Table 8-2 lists the power consumption for SV250-CFast 2.0.

**Table 8-2** Power Consumption

| Capacity    | 30 GB | 60 GB | 120 GB | 240 GB | 480 GB |
|-------------|-------|-------|--------|--------|--------|
| Mode        |       |       |        |        |        |
| Active (mA) | 245   | 325   | 385    | 390    | 400    |
| Idle (mA)   | 75    | 75    | 75     | 75     | 75     |

Note:

\*All values are typical and may vary depending on flash configurations or host system settings.

\*\*Active power is an average power measurement performed using CrystalDiskMark with 128KB sequential read/write transfers.

## 9. Physical Characteristics

### 9.1 Dimensions




Figure 9-1 Physical Dimensions

Unit: mm

## 9.2 Write Protect Switch (optional)

Apacer implements the Virtual Write scheme that allows write commands to go through the flash controller and data temporarily stored, but no data has been actually written into the flash. Once the system is reset and rebooted, the temporarily stored data will be lost and nowhere to be found in the system. Since the Virtual Write scheme runs at device level, it requires no software or driver installation and is independent from the host OS.




Figure 9-2 Write Protect Switch

## 9.3 Net Weight

Table 9-1 Net Weight

| Capacity | Net Weight (g ± 5%) |
|----------|---------------------|
| 30GB     | 7.72                |
| 60GB     | 8.23                |
| 120GB    | 9.32                |
| 240GB    | 9.33                |
| 480GB    | 9.32                |

## 10. Product Ordering Information

### 10.1 Product Code Designations

| Code | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
|------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|
|      | A | A | 2 | . | X | X | 5 | X | X | X  | .  | X  | X  | X  | X  | X  |

|  |   |
|--|---|
| <b>Code 1-3<br/>(Product Line &amp; Form Factor)</b> | MDC+CFS   |
| <b>Code 5-6<br/>(Model/Solution)</b>                 | 25: SV250<br>A1: SV250 with TCG Opal  |
| <b>Code 7-8<br/>(Product Capacity)</b>               | 5F: 30GB<br>5G: 60GB<br>5H: 120GB<br>5J: 240GB<br>5K: 480GB                       |
| <b>Code 9<br/>(Flash Type &amp; Product Temp)</b>    | G: 3D TLC Standard temperature<br>H: 3D TLC Wide temperature                      |
| <b>Code 10<br/>(Product Spec)</b>                    | A: STD without Write Protect Switch<br>B: With Write Protect Switch               |
| <b>Code 12-14<br/>(Version Number)</b>               | Random numbers generated by system  |
| <b>Code 15-16<br/>(Firmware Version)</b>             | 46: Thermal Sensor with DEVSLP OP<br>D5: Thermal Sensor with DEVSLP + TCG Opal OP |

## 10.2 Valid Combinations

### 10.2.1 Without Write Protect Switch

| Capacity | Standard Temperature | Wide Temperature |
|----------|----------------------|------------------|
| 30GB     | AA2.255FGA.00146     | AA2.255FHA.00146 |
| 60GB     | AA2.255GGA.00146     | AA2.255GHA.00146 |
| 120GB    | AA2.255HGA.00146     | AA2.255HHA.00146 |
| 240GB    | AA2.255JGA.00146     | AA2.255JHA.00146 |
| 480GB    | AA2.255KGA.00146     | AA2.255KHA.00146 |

### 10.2.2 With Write Protect Switch (optional)

| Capacity | Standard Temperature | Wide Temperature |
|----------|----------------------|------------------|
| 30GB     | AA2.255FGB.00146     | AA2.255FHB.00146 |
| 60GB     | AA2.255GGB.00146     | AA2.255GHB.00146 |
| 120GB    | AA2.255HGB.00246     | AA2.255HHB.00146 |
| 240GB    | AA2.255JGB.00146     | AA2.255JHB.00146 |
| 480GB    | AA2.255KGB.00146     | AA2.255KHB.00146 |

### 10.2.3 TCG Opal without Write Protect Switch (optional)

| Capacity | Standard Temperature | Wide Temperature |
|----------|----------------------|------------------|
| 30GB     | AA2.A15FGA.001D5     | AA2.A15FHA.001D5 |
| 60GB     | AA2.A15GGA.001D5     | AA2.A15GHA.001D5 |
| 120GB    | AA2.A15HGA.001D5     | AA2.A15HHA.001D5 |
| 240GB    | AA2.A15JGA.001D5     | AA2.A15JHA.001D5 |
| 480GB    | AA2.A15KGA.001D5     | AA2.A15KHA.001D5 |

### 10.2.4 TCG Opal with Write Protect Switch (optional)

| Capacity | Standard Temperature | Wide Temperature |
|----------|----------------------|------------------|
| 30GB     | AA2.A15FGB.001D5     | AA2.A15FHB.001D5 |
| 60GB     | AA2.A15GGB.001D5     | AA2.A15GHB.001D5 |
| 120GB    | AA2.A15HGB.001D5     | AA2.A15HHB.001D5 |
| 240GB    | AA2.A15JGB.001D5     | AA2.A15JHB.001D5 |
| 480GB    | AA2.A15KGB.001D5     | AA2.A15KHB.001D5 |

**Note:** Valid combinations are those products in mass production or will be in mass production. Consult your Apacer sales representative to confirm availability of valid combinations and to determine availability of new combinations.

## Revision History

| Revision | Description  | Date       |
|----------|--|------------|
| 0.1      | Preliminary release  | 9/2/2019   |
| 1.0      | <ul style="list-style-type: none"> <li>- Added wide temperature support</li> <li>- Complete endurance rating for Endurance on Specifications Overview page and 4.6 Endurance</li> <li>- Removed “Est.” from Performance on Specifications Overview page</li> <li>- Updated 10.1 Product Code Designations by adding B to the 10<sup>th</sup> code</li> <li>- Updated 10.2 Valid Combinations by providing part numbers with/without write protect switch</li> </ul>  | 9/19/2019  |
| 1.1      | <ul style="list-style-type: none"> <li>- Added a note to DataRAID on Specifications Overview page</li> <li>- Added Table 7-2 to 7.1 Command Set</li> <li>- Updated 10. Product Ordering Information</li> </ul>   | 12/12/2019 |
| 1.2      | Updated the description of codes 15-16 at 10. Product Ordering Information   | 12/16/2019 |
| 1.3      | Modified total bytes at Table 4-1 Capacity Specifications  | 2/10/2020  |
| 1.4      | <ul style="list-style-type: none"> <li>- Changed SATA 6.0 Gbps to SATA 6 Gb/s in accordance with SATA naming guidelines</li> <li>- Updated operating/non-operating vibration spec at Table 4-3 Environmental Specifications</li> <li>- Capitalized every letter for commands at 7.1 Command Set and SMART subcommand at 7.2 S.M.A.R.T.</li> </ul>  | 3/18/2020  |
| 1.5      | <ul style="list-style-type: none"> <li>- Updated compliance version with SATA Interface from 3.1 to 3.2 on Specifications Overview page</li> <li>- Updated the note regarding support model for DataRAID on Specifications Overview page</li> <li>- Updated Performance, MTBF, Endurance and Power Consumption on Specifications Overview page</li> <li>- Updated Table 4-1 by changing max LBA to total LBA</li> <li>- Updated 4.2 Performance and 8.2 Power Consumption</li> <li>- Updated 4.4 Mean Time Between Failures (MTBF) and 4.6 Endurance</li> <li>- Updated 4.5 Certification and Compliance by adding MIL-STD-810G</li> <li>- Updated the description of 5.2 Bad Block Management</li> <li>- Updated Table 7-1</li> <li>- Updated 10. Product Ordering Information by changing firmware version code for Thermal Sensor with DEVSLP OP</li> </ul> | 6/30/2020  |

| Revision | Description   | Date      |
|----------|---|-----------|
| 1.6      | <ul style="list-style-type: none"><li>- Updated storage temperature from -40°C -100°C to -55°C -100°C</li><li>- Updated Table 3-2 Power Segment</li><li>- Updated 10.1 Product Code Descriptions</li><li>- Updated 10.2.3 and 10.2.4 Valid Combinations</li></ul> | 11/8/2021 |