# ACPL-K71T, ACPL-K72T, ACPL-K74T, and ACPL-K75T



Automotive High-Speed Low-Power Digital Optocouplers with R<sup>2</sup>Coupler<sup>®</sup> Isolation and AEC-Q100 Grade 1 Qualification

# **Data Sheet**

# Description

The ACPL-K71T and ACPL-K72T are high-speed digital CMOS optocouplers package suitable for emerging electric vehicle applications. The ACPL-K74T and ACPL-K75T are dual-channel equivalents of the ACPL-K71T and ACPL-K72T, respectively. All products are available in the stretched SO-8 package outline, designed to be compatible with standard surface mount processes.

ACPL-K71T and ACPL-K74T are high-speed mode with fastest propagation delay (maximum 35 ns at  $I_F = 10$  mA) while ACPL-K72T and ACPL-K75T are low-power mode with lowest LED drive current of 4 mA for standard digital isolation switching.

Each channel of the digital optocoupler has a CMOS detector IC with an integrated photodiode, a high-speed trans-impedance amplifier, and a voltage comparator with an output driver.

The Broadcom R<sup>2</sup>Coupler<sup>®</sup> provides with reinforced insulation and reliability that delivers safe signal isolation critical in automotive and high-temperature industrial applications.

**CAUTION** Take normal static precautions in handling and assembly of this component to prevent damage. degradation, or both that might be induced by electrostatic discharge (ESD).

#### Features

- Qualified to AEC-Q100 Grade 1 Test Guidelines
- Automotive wide temperature range: -40°C to 125°C
- High temperature and reliability, high-speed digital interface for automotive applications
- 5-V CMOS compatibility
- 40 kV/μs common-mode rejection at V<sub>CM</sub> = 1000V typ.
- Low propagation delay:
  - ACPL-K71T, ACPL-K74T: 25 ns typ. @ I<sub>F</sub> = 10 mA
  - ACPL-K72T, ACPLK75T: 60 ns typ. @ I<sub>F</sub> = 4 mA
- Worldwide safety approval:
  - UL 1577 approval, 5kV<sub>RMS</sub> /1 min.
  - CSA approval
  - IEC/EN/DIN EN 60747-5-5

#### **Applications**

- CAN Bus and SPI communications interface
- High-temperature digital/analog signal isolation
- Automotive IPM driver for DC-DC converters and motor inverters
- Power transistor isolation

#### **Functional Diagrams**

#### Figure 1 ACPL-K71T/ACPL-K72T



 LED
 Vo

 ON
 LOW

 OFF
 HIGH

**NOTE** The connection of a  $0.1-\mu F$  bypass capacitor between pins 5 and 8 is recommended.

#### Table 2 Pin Assignments for ACPL-K71T/ACPL-K72T

Pin No.	Pin Name	Description	Pin No.	Pin Name	Description
1	AN	Anode	5	GND	Ground
2	CA	Cathode	6	NC	No Connection
3	NC	No Connection	7	V <sub>OUT</sub>	Output
4	NC	No Connection	8	V <sub>DD</sub>	Power Supply

#### Figure 2 ACPL-K74T/ACPLK75T



**NOTE** The connection of a  $0.1-\mu F$  bypass capacitor between pins 5 and 8 is recommended.

#### Table 3 Pin Assignments for ACPL-K74T/ACPL-K75T

Pin No.	Pin Name	Description	Pin No.	Pin Name	Description
1	AN1	Anode 1	5	GND	Ground
2	CA1	Cathode 1	6	V <sub>OUT2</sub>	Output 2
3	CA2	Cathode 2	7	V <sub>OUT1</sub>	Output 1
4	AN2	Anode 2	8	V <sub>DD</sub>	Power Supply

# **Ordering Information**

Part Number	Option (RoHS Compliant)	Package	Surface Mount	Tape and Reel	UL 5000 VRMS / 1 Minute Rating	IEC/EN/DIN EN 60747-5-5	Quantity
ACPL-K71T	-000E	Stretched SO-8	Х		Х		80 per tube
	-060E		Х		Х	Х	80 per tube
	-500E		Х	Х	Х		1000 per reel
	-560E		Х	Х	Х	Х	1000 per reel
ACPL-K72T	-000E	Stretched SO-8	X		Х		80 per tube
	-060E		Х		Х	Х	80 per tube
	-500E		Х	Х	Х		1000 per reel
	-560E		Х	Х	Х	Х	1000 per reel
ACPL-K74T	-000E	Stretched SO-8	X		Х		80 per tube
	-060E		Х		Х	Х	80 per tube
	-500E		Х	Х	Х		1000 per reel
	-560E		Х	Х	Х	Х	1000 per reel
ACPL-K75T	-000E	Stretched SO-8	X		Х		80 per tube
	-060E		Х		Х	Х	80 per tube
	-500E		Х	Х	Х		1000 per reel
	-560E		Х	Х	Х	Х	1000 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

ACPL-K71T-560E to order product of SSO-8 Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

#### Package Outline Dimensions (Stretched SO8)



Dimensions in millimeters and (inches).

Note: Lead coplanarity = 0.1 mm (0.004 inches). Floating lead protrusion = 0.25mm (10mils) max.

# **Recommended Pb-Free IR Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision).

NOTE Use non-halide flux.

#### **Regulatory Information**

The ACPL-K71T, ACPL-K72T, ACPL-K74T and ACPL-K75T are approved by the following organizations:

#### Table 4 Regulatory Information

UL	Approval under UL 1577, component recognition program up to $V_{ISO} = 5 \text{ kV}_{RMS}$ .
CSA	Approval under CSA Component Acceptance Notice #5.
IEC/EN/DIN EN 60747-5-5	Approval under IEC/EN/DIN EN 60747-5-5.

# Insulation and Safety-Related Specifications

Parameter	Symbol		Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	8	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	8	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	СТІ	175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group (DIN VDE0109)		Illa	—	Material Group (DIN VDE 0109)

# IEC/EN/DIN EN 60747-5-5 Insulation Related Characteristic (Option 060 Only)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage $\leq$ 600 V rms	I-IV		
for rated mains voltage $\leq$ 1000 V rms	1-111		
Climatic Classification		40/125/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	1140	V <sub>PEAK</sub>
Input to Output Test Voltage, Method b $V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with t <sub>m</sub> = 1 s, Partial Discharge < 5 pC	V <sub>PR</sub>	2137	V <sub>PEAK</sub>
Input to Output Test Voltage, Method a $V_{IORM}  imes 1.6 = V_{PR}$ , Type and sample test, t <sub>m</sub> = 10s, Partial Discharge < 5 pC	V <sub>PR</sub>	1824	V <sub>PEAK</sub>
Highest Allowable Overvoltage (Transient Overvoltage, t <sub>ini</sub> = 60s)	V <sub>IOTM</sub>	8000	V <sub>PEAK</sub>
Safety Limiting Values (Maximum values allowed in the event of a failure)			
Case Temperature	Τ <sub>S</sub>	175	°C
Input Current	I <sub>S,INPUT</sub>	230	mA
Output Power	P <sub>S,OUTPUT</sub>	600	mW
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500V	R <sub>S</sub>	109	Ω

# Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units	Test Conditions			
Storage Temperature	Τ <sub>S</sub>	-55	130	°C	—			
Ambient Operating Temperature	Τ <sub>Α</sub>	-40	125	°C	_			
Supply Voltages	V <sub>DD</sub>	0	6.5	V	—			
Output Voltage	V <sub>O</sub>	-0.5	VDD +0.5	V	—			
Average Forward Input Current	I <sub>F</sub>	—	20.0	mA	_			
Peak Transient Input Current	I <sub>F(TRAN)</sub>	—	1	A	≤ 1-µs Pulse Width, 300 pps			
		—	80	mA	≤ 1-µs Pulse Width, <10% Duty Cycle			
Reverse Input Voltage	Vr	—	5	V	—			
Input Power Dissipation	PI	—	40	mW	—			
Output Power Dissipation	Ро	—	30	mW	—			
Lead Solder Temperature	—	260°C for 10s., 1.6 mm below seating plane						
Solder Reflow Temperature Profile	_	See Solder Reflow Temperature Profile Section						

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	Note
Supply Voltage	V <sub>CC</sub>	3.0	5.5	V	
Operating Temperature	T <sub>A</sub>	-40	125	°C	
Forward Input Current	I <sub>F(ON)</sub>	4	15	mA	
Forward Off State Voltage	V <sub>F(OFF)</sub>	—	0.8	V	
Input Threshold Current	ITH	—	3.5	mA	

# **Electrical Specifications**

Over recommended temperature  $T_A = -40^{\circ}$ C to  $125^{\circ}$ C,  $3.0V \le V_{DD} \le 5.5$ V. All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD} = 5$ V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure	Notes
LED Forward Voltage	V <sub>F</sub>	1.45	1.5	1.75	V	I <sub>F</sub> =10 mA, T <sub>A</sub> =25°C		
		1.25	1.5	1.85	V	I <sub>F</sub> =10 mA		
Vf Temperature Coefficient	—		-1.5	—	mV/°C	—		
Input Capacitance	C <sub>IN</sub>	—	90		pF	—		
Input Reverse Breakdown Voltage	ΒV <sub>R</sub>	5.0	—		V	$I_R = 10 \ \mu A$		
Logic High Output Voltage	V <sub>OH</sub>	V <sub>DD</sub> – 0.6	-	_	V	I <sub>OH</sub> = -3.2 mA	6	
Logic Low Output Voltage	V <sub>OL</sub>	—	—	0.6	V	$I_{OL} = 4 \text{ mA}$	5	
Logic Low Output Supply Current (per channel)	I <sub>DDL</sub>	—	0.9	1.5	mA	—		
Logic High Output Supply Current (per channel)	I <sub>DDH</sub>		0.9	1.5	mA	—		

# ACPL-K71T, ACPL-K74T High-Speed Mode Switching Specifications

Over recommended temperature  $T_A = -40^{\circ}$ C to 125°C, 4.5V  $\leq V_{DD} \leq$  5.5V. All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD} = 5$ V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure	Notes
Propagation Delay Time to Logic Low Output	t <sub>PHL</sub>	—	25	35	ns	$ \begin{split} V_{IN} &= 4.5V \text{ to } 5.5V, \text{R}_{IN} = 390\Omega \pm 5\%, \\ C_{IN} &= 100 \text{ pF}, \text{C}_{L} = 15 \text{ pF}, \text{V}_{THL} = 0.8V, \\ V_{TLH} &= 80\% \text{ of } \text{V}_{DD} \end{split} $	7, 8, 13	a,b,c
Propagation Delay Time to Logic High Output	t <sub>PLH</sub>	—	25	35	ns	—		
Pulse Width Distortion	PWD		0	12	ns	—		
Propagation Delay Skew	t <sub>PSK</sub>	—	—	15	ns	—		
Output Rise Time (10% – 90%)	t <sub>R</sub>	—	10	—	ns	—		
Output Fall Time (90% - 10%)	t <sub>F</sub>	—	10	—	ns	—		
Common Mode Transient Immunity at Logic High Output	CM <sub>H</sub>	15	25	—	kV/μs	$\begin{split} V_{\text{IN}} &= 0 \text{V},  \text{R}_{\text{IN}} = 390 \Omega \pm 5\%, \\ C_{\text{IN}} &= 100  \text{pF},  \text{V}_{\text{CM}} = 1000 \text{V},  \text{T}_{\text{A}} = 25^{\circ}\text{C} \end{split}$	14	d
Common Mode Transient Immunity at Logic High Output	CM <sub>L</sub>	15	25	—	kV/µs	$V_{IN} = 4.5V \text{ to } 5.5V, R_{IN} = 390\Omega \pm 5\%,$ $C_{IN} = 100 \text{ pF}, V_{CM} = 1000V, T_A = 25^{\circ}C$	14	e

a.  $t_{PHL}$  propagation delay is measured from the 50% ( $V_{IN}$  or  $I_F$ ) on the rising edge of the input pulse to the 0.8V of  $V_{DD}$  of the falling edge of the  $V_O$  signal.  $t_{PLH}$  propagation delay is measured from the 50% ( $V_{IN}$  or  $I_F$ ) on the falling edge of the input pulse to the 80% level of the rising edge of the  $V_O$  signal.

b. PWD is defined as  $|t_{PHL} - t_{PLH}|$ .

c. t<sub>PSK</sub> is equal to the magnitude of the worst case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that will be seen between units at any given temperature within the recommended operating conditions.

d. CM<sub>H</sub> is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state.

e. CML is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state.

# ACPL-K72T, ACPL-K75T Low-Power Mode Switching Specifications

Over recommended temperature  $T_A = -40^{\circ}$ C to 125°C, 3.0V  $\leq V_{DD} \leq$  5.5V. All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD} = 5$ V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure	Notes
Propagation Delay Time to Logic Low Output	t <sub>PHL</sub>	—	60	100	ns	$I_F = 4 \text{ mA}, CL = 15 \text{ pF}, V_{THL} = 0.8V,$ $V_{TLH} = 80\% \text{ of } V_{DD}$	9, 10, 11, 12, 15	ab,c
Propagation Delay Time to Logic High Output	t <sub>PLH</sub>	—	35	100	ns	—		
Pulse Width Distortion	PWD	—	25	50	ns	—		
Propagation Delay Skew	t <sub>PSK</sub>	—	—	60	ns	—		
Output Rise Time (10%–90%)	t <sub>R</sub>	—	10	—	ns	—		
Output Fall Time (90%–10%)	t <sub>F</sub>	—	10	—	ns	—		
Common Mode Transient Immunity at Logic High Output	CM <sub>H</sub>	25	40	—	kV/μs	LED Driving Circuit Fig 13, $V_{IN} = 0V$ , R1 = 350 $\Omega \pm 5\%$ , R2 = 350 $\Omega \pm 5\%$ , $V_{CM} = 1000V$ , T <sub>A</sub> = 25°C	16	d
Common Mode Transient Immunity at Logic High Output	CM <sub>L</sub>	25	40		kV/μs	LED Driving Circuit Fig 14, $V_{IN} = 4.5V$ to 5.5V, R1 = 350 $\Omega \pm$ 5%, R2 = 350 $\Omega \pm$ 5%, $V_{CM} =$ 1000V, $T_A = 25^{\circ}C$	16	e

a. t<sub>PHL</sub> propagation delay is measured from the 50% (V<sub>IN</sub> or I<sub>F</sub>) on the rising edge of the input pulse to the 0.8V of V<sub>DD</sub> of the falling edge of the V<sub>O</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% (V<sub>IN</sub> or I<sub>F</sub>) on the falling edge of the input pulse to the 80% level of the rising edge of the V<sub>O</sub> signal.

b. PWD is defined as  $|t_{PHL} - t_{PLH}|$ .

c. t<sub>PSK</sub> is equal to the magnitude of the worst case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that will be seen between units at any given temperature within the recommended operating conditions.

d. CM<sub>H</sub> is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state.

e. CML is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state.

# **Package Characteristics**

All Typical at  $T_A = 25^{\circ}C$ .

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Notes
Input-Output Momentary Withstand Voltage	V <sub>ISO</sub>	5000	—	_	V <sub>RMS</sub>	RH ≤ 50%, t = 1 minute, T <sub>A</sub> = 25°C	a b
Input-Output Resistance	R <sub>I-O</sub>	_	1014		Ω	V <sub>I-O</sub> = 500V dc	а
Input-Output Capacitance	C <sub>I-O</sub>	_	0.6	_	pF	f = 1 MHz, T <sub>A</sub> = 25°C	а

a. Device considered a two terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.

b. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage > 6000V<sub>RMS</sub> for 1 second.

#### **Performance Plots**

Figure 3 Typical Diode Input Forward Current Characteristic



Figure 5 Typical Logic Low Output Voltage vs. Logic Low Output Current



Figure 7 ACPL-K71T/K74T (High Speed) Typical Propagation Delay vs. Temperature



Figure 4 Typical Output Voltage vs. Input Forward Current





Figure 8 ACPL-K71T/K74T (High Speed) Typical Propagation Delay vs. Input Forward Current



Broadcom - 9 -



Figure 11 ACPL-K72T/K75T (3V) Typical Propagation Delay vs. Temperature



Figure 10 ACPL-K72T/K75T (5V) Typical Propagation Delay vs. Input Forward Current



Figure 12 ACPL-K72T/K75T (3V) Typical Propagation Delay vs. Input Forward Current



# ACPL-K71T/K74T High-Speed Mode

#### Figure 13 High-Speed Mode Switching Test Circuit and Typical Waveform





#### Figure 14 High-Speed Mode CMR Test Circuit and Typical Waveform





#### ACPL-K72T/K75T Low-Power Mode:

Figure 15 Low-Power Mode Switching Test Circuit and Typical Waveform





#### Figure 16 Low-Power Mode CMR Test Circuit



#### **Recommended Application Circuits**

Figure 17 Recommended Application Circuit for ACPL-K71T/K74T High-Speed Performance



Truth Table								
V <sub>IN</sub>	LED	Vo						
LOW	ON	LOW						
HIGH	OFF	HIGH						

#### Figure 18 Recommended Application Circuit for ACPL-K72T/K75T Low-Power Performance



V <sub>IN</sub>	LED	Vo
LOW	ON	LOW
HIGH	OFF	HIGH

# Thermal Resistance Model for ACPL-K71T/K72T

The diagram of ACPL-K71T/K72T for measurement is shown in Figure 19. Here, one die is heated first and the temperatures of all the dice are recorded after thermal equilibrium is reached. Then, the second die is heated and all the dice temperatures are recorded. With the known ambient temperature, the die junction temperature and power dissipation, the thermal resistance can be calculated. The thermal resistance calculation can be cast in matrix form. This yields a 2 by 2 matrix for our case of two heat sources.

R <sub>11</sub>	$R_{12}$		P <sub>1</sub>		$\Delta T_1$
R <sub>21</sub>	R <sub>22</sub>	×	$P_2$	=	$\Delta T_2$

Figure 19 Diagram of ACPL-K71T/K72T for Measurement



- R<sub>11</sub> :Thermal Resistance of Die1 due to heating of Die1 (°C/W)
- $R_{12}$  : Thermal Resistance of Die1 due to heating of Die2 (°C/W)
- $R_{21}$  : Thermal Resistance of Die2 due to heating of Die1 (°C/W)
- $R_{22}$  : Thermal Resistance of Die2 due to heating of Die2 (°C/W)
- P<sub>1</sub> : Power dissipation of Die1 (W)
- P<sub>2</sub> : Power dissipation of Die2 (W)
- T<sub>1</sub> : Junction temperature of Die1 due to heat from all dice (°C)
- T<sub>2</sub> : Junction temperature of Die2 due to heat from all dice (°C)
- T<sub>a</sub> : Ambient temperature (°C)
- $\Delta T_1$  : Temperature difference between Die1 junction and ambient (°C)
- $\Delta T_2$  : Temperature deference between Die2 junction and ambient (°C)

 $\begin{array}{ll} T_1 & = (R_{11} \times P_1 + R_{12} \times P_2) + T_a \\ T_2 & = (R_{21} \times P_1 + R_{22} \times P_2) + T_a \end{array}$ 

Measurement data on a low K board:

 $R_{11} = 160^{\circ}C/W, R_{12} = R_{21} = 74^{\circ}C/W, R_{22} = 115^{\circ}C/W$ 

#### Thermal Resistance Model for ACPL-K74T/K75T

The diagram of ACPL-K74T/K75T for measurement is shown in Figure 20. Here, one die is heated first and the temperatures of all the dice are recorded after thermal equilibrium is reached. Then, the second, third and fourth die is heated and all the dice temperatures are recorded. With the known ambient temperature, the die junction temperature and power dissipation, the thermal resistance can be calculated. The thermal resistance calculation can be cast in matrix form. This yields a 4 by 4 matrix for our case of two heat sources.

R <sub>11</sub>	R <sub>12</sub>	R <sub>13</sub>	R <sub>14</sub>		P <sub>1</sub>		$\Delta T_1$
R <sub>21</sub>	R <sub>22</sub>	R <sub>23</sub>	$R_{24}$	×	P <sub>2</sub>	=	$\Delta T_2$
R <sub>31</sub>	$R_{32}$	R <sub>33</sub>	$R_{34}$		P <sub>3</sub>		$\Delta T_3$
R <sub>41</sub>	R <sub>42</sub>	R <sub>43</sub>	R <sub>44</sub>		P <sub>4</sub>		$\Delta T_4$

Figure 20 Diagram of ACPL-K74T/K75T for Measurement



- R<sub>11</sub> : Thermal Resistance of Die1 due to heating of Die1 (°C/W)
- $R_{12}$  : Thermal Resistance of Die1 due to heating of Die2 (°C/W)
- R<sub>13</sub> : Thermal Resistance of Die1 due to heating of Die3 (°C/W)
- R<sub>14</sub> : Thermal Resistance of Die1 due to heating of Die4 (°C/W)
- R<sub>21</sub> : Thermal Resistance of Die2 due to heating of Die1 (°C/W)
- R<sub>22</sub> : Thermal Resistance of Die2 due to heating of Die2 (°C/W)
- R<sub>23</sub> :Thermal Resistance of Die2 due to heating of Die3 (°C/W)
- R<sub>24</sub> : Thermal Resistance of Die2 due to heating of Die4 (°C/W)
- $R_{31}$  : Thermal Resistance of Die3 due to heating of Die1 (°C/W)
- R<sub>32</sub> : Thermal Resistance of Die3 due to heating of Die2 (°C/W)
- R<sub>33</sub> : Thermal Resistance of Die3 due to heating of Die3 (°C/W)
- $R_{34}$  : Thermal Resistance of Die3 due to heating of Die4 (°C/W)
- R<sub>41</sub> :Thermal Resistance of Die4 due to heating of Die1 (°C/W)
- R<sub>42</sub> : Thermal Resistance of Die4 due to heating of Die2 (°C/W)
- $\mathsf{R}_{43}$  : Thermal Resistance of Die4 due to heating of Die3 (°C/W)
- R<sub>44</sub> : Thermal Resistance of Die4 due to heating of Die4 (°C/W)
- P<sub>1</sub> : Power dissipation of Die1 (W)
- P<sub>2</sub> : Power dissipation of Die2.
- P<sub>3</sub> : Power dissipation of Die3 (W)
- P<sub>4</sub> : Power dissipation of Die4.
- T<sub>1</sub> : Junction temperature of Die1 due to heat from all dice (°C)
- T<sub>2</sub> : Junction temperature of Die2 due to heat from all dice (°C)
- T<sub>3</sub> : Junction temperature of Die3 due to heat from all dice (°C)
- T<sub>4</sub> : Junction temperature of Die4 due to heat from all dice (°C)

#### : Ambient temperature (C) Τa

- $\Delta T_1$ : Temperature difference between Die1 junction and ambient (°C)
- $\Delta T_2$ : Temperature deference between Die2 junction and ambient (°C)
- : Temperature difference between Die3 junction and ambient (°C)  $\Delta T_3$
- $\Delta T_4$ : Temperature deference between Die4 junction and ambient (°C)
- $= (R_{11} \times P_1 + R_{12} \times P_2 + R_{13} \times P_3 + R_{14} \times P_4) + T_a (1)$ = (R<sub>21</sub> × P<sub>1</sub> + R<sub>22</sub> × P<sub>2</sub> + R<sub>23</sub> × P<sub>3</sub> + R<sub>24</sub> × P<sub>4</sub>) + T<sub>a</sub> (2) = (R<sub>31</sub> × P<sub>1</sub> + R<sub>32</sub> × P<sub>2</sub> + R<sub>33</sub> × P<sub>3</sub> + R<sub>34</sub> × P<sub>4</sub>) + T<sub>a</sub> (3) = (R<sub>41</sub> × P<sub>1</sub> + R<sub>42</sub> × P<sub>2</sub> + R<sub>43</sub> × P<sub>3</sub> + R<sub>44</sub> × P<sub>4</sub>) + T<sub>a</sub> (4)  $T_1$
- $T_2$
- $T_3$
- $T_4$

#### Measurement data on a low K board:

R <sub>11</sub>	R <sub>12</sub>	R <sub>13</sub>	R <sub>14</sub>	R <sub>21</sub>	R <sub>22</sub>	R <sub>23</sub>	R <sub>24</sub>	R <sub>31</sub>	R <sub>32</sub>	R <sub>33</sub>	R <sub>34</sub>	R <sub>41</sub>	R <sub>42</sub>	R <sub>43</sub>	R <sub>44</sub>
160	76	76	76	76	115	76	76	76	76	160	76	76	76	76	115