

The Allegro™ ACS770 family of current sensor ICs provides economical and precise solutions for AC or DC current sensing. Typical applications include motor control, load detection and management, power supply and DC-to-DC converter control,

The device consists of a precision, low-offset linear Hall circuit with a copper conduction path located near the die. Applied current flowing through this copper conduction path generates a magnetic field that is concentrated by a low magnetic hysteresis core, then converted by the Hall IC into a proportional voltage. Device accuracy is optimized through the close proximity of the magnetic signal to the Hall transducer. A precise, proportional output voltage is provided by the low-offset, chopper-stabilized BiCMOS Hall IC, which is programmed for accuracy at the factory. Proprietary digital temperature compensation technology greatly improves the IC accuracy and temperature stability without influencing the

inverter control, and overcurrent fault detection.

high-bandwidth operation of the analog output.

in high-side, high-voltage applications.

High-level immunity to current conductor dV/dt and stray electric fields is offered by Allegro proprietary integrated shield technology for low output voltage ripple and low offset drift

The output of the device has a positive slope  $(>V_{CC}/2$  for bidirectional devices) when an increasing current flows through the primary copper conduction path (from terminal 4 to terminal 5), which is the path used for current sampling. The internal resistance of this conductive path is 100  $\mu\Omega$  typical,

 $\begin{array}{ccc}\n\bigvee & \longrightarrow & \mathsf{O}_{\mathsf{V}_{\mathsf{OUT}}} \\
\mathsf{R}_{\mathsf{F}}\n\end{array}$ 

 $\mathtt{C_{F}}$ 



# **Thermally Enhanced, Fully Integrated, Hall-Effect-Based High-Precision Linear Current Sensor IC with 100 µΩ Current Conductor**

# **FEATURES AND BENEFITS DESCRIPTION**

- Industry-leading total output accuracy achieved with new piecewise linear digital temperature compensation of offset and sensitivity
- Industry-leading noise performance through proprietary amplifier and filter design techniques
- 120 kHz typical bandwidth
- 4.1 µs output rise time in response to step input current
- Integrated shield greatly reduces capacitive coupling from current conductor to die due to high dV/dt signals, and prevents offset drift in high-side, high-voltage applications
- Greatly improved total output error through digitally programmed and compensated gain and offset over the full operating temperature range
- Small package size, with easy mounting capability
- Monolithic Hall IC for high reliability
- Ultralow power loss:  $100 \mu\Omega$  internal conductor resistance
- Galvanic isolation allows use in economical, high-side current sensing in high-voltage systems
- 4.5 to 5.5 V, single supply operation
- Output voltage proportional to AC or DC currents
- Factory-trimmed for accuracy
- Extremely stable output offset voltage

*Continued on the next page…*

# **PACKAGE: 5-pin package (suffix CB)**



*Additional leadforms available for qualifying volumes*

**Application 1: the ACS770 outputs an analog**  signal, V<sub>OUT</sub>, that varies linearly with the **bidirectional AC or DC primary sampled cur**rent, I<sub>P</sub>, within the range specified. R<sub>F</sub> and **CF are for optimal noise management, with values that depend on the application.**

### 5 V  $C_{\mathsf{BYP}}$ 0.1 µF IP+ 4 ACS770 1 **VCC** Certificate Number: U8V 14 05 54214 037



providing low power loss.

*Continued on the next page…*

CB Certificate Number: US-29755-UL

**Typical Application**

**GND** 

VIOUT

3

IP–

5

I P

# **FEATURES AND BENEFITS (continued)**

- Undervoltage lockout for  $V_{CC}$  below specification
- AEC-Q100 automotive qualified
- UL certified, File No. US-29755-UL

# **DESCRIPTION (continued)**

The thickness of the copper conductor allows survival of the device at high overcurrent conditions. The terminals of the conductive path are electrically isolated from the signal leads (pins 1 through 3). This allows the ACS770 family of sensor ICs to be used in applications requiring electrical isolation without the use of opto-isolators or other costly isolation techniques.

The device is fully calibrated prior to shipment from the factory. The ACS770 family is lead (Pb) free. All leads are plated with 100% matte tin, and there is no Pb inside the package. The heavy gauge leadframe is made of oxygen-free copper.

## **SELECTION GUIDE**



[1] Additional leadform options available for qualified volumes.

[2] Contact Allegro for additional packing options.



# **SPECIFICATIONS**

### **ABSOLUTE MAXIMUM RATINGS**



## **ISOLATION CHARACTERISTICS**



[1] 60-second testing is only done during the UL certification process. In production, Allegro conducts 1-second isolation testing according to UL 60950-1, 2nd Edition.

### **THERMAL CHARACTERISTICS: May require derating at maximum conditions**



[2] Additional thermal information available on the Allegro website.

## **TYPICAL OVERCURRENT CAPABILITIES [3][4]**



[3] Test was done with Allegro evaluation board. The maximum allowed current is limited by  $T_{\rm J}(max)$  only. [4] For more overcurrent profiles, please see FAQ on the Allegro website, www.allegromicro.com.





**Functional Block Diagram**









### **COMMON OPERATING CHARACTERISTICS: Valid at**  $T_{OP}$  **= -40°C to 150°C,**  $C_{\rm BYP}$  **= 0.1 µF, and V<sub>CC</sub> = 5 V, unless otherwise specified**



[1] See Characteristic Definitions section of this datasheet.

[2] See Timing Data Section of this datasheet.



### *X***050B PERFORMANCE CHARACTERISTICS<sup>[1]</sup>: T<sub>OP</sub> = -40°C to 150°C, C<sub>BYP</sub> = 0.1 μF, V<sub>CC</sub>= 5 V, unless otherwise specified**



[1] See Characteristic Performance Data page for parameter distributions over temperature range.

[2] This parameter may drift a maximum of ΔSensLIFE over lifetime.

[3] Based on characterization data obtained during standardized stress test for Qualification of Integrated Circuits, including Package Hysteresis. Cannot be guaranteed. Drift is a function of customer application conditions. Contact Allegro MicroSystems for further information.

[4] ±3 sigma noise voltage.

[5] Drift is referred to ideal  $V_{\text{IOUT(QBI)}} = 2.5$  V.

 $[6]$  This parameter may drift a maximum of  $ΔV<sub>OE(LIFE)</sub>$  over lifetime.

[7] This parameter may drift a maximum of  $\Delta E_{\text{TOT(LIFE)}}^{-1}$  over lifetime.



### *X***050U PERFORMANCE CHARACTERISTICS<sup>[1]</sup>: T<sub>OP</sub> = –40°C to 150°C, C<sub>BYP</sub> = 0.1 μF, V<sub>CC</sub>= 5 V, unless otherwise specified**



[1] See Characteristic Performance Data page for parameter distributions over temperature range.

[2] This parameter may drift a maximum of ΔSensLIFE over lifetime.

[3] Based on characterization data obtained during standardized stress test for Qualification of Integrated Circuits, including Package Hysteresis. Cannot be guaranteed. Drift is a function of customer application conditions. Contact Allegro MicroSystems for further information.

[4] ±3 sigma noise voltage.

[5] Drift is referred to ideal  $V_{\text{IOUT(QBI)}} = 0.5$  V.

 $[6]$  This parameter may drift a maximum of  $ΔV<sub>OE(LIFE)</sub>$  over lifetime.

[7] This parameter may drift a maximum of  $\Delta E_{\text{TOT(LIFE)}}^{-1}$  over lifetime.



### *X***100B PERFORMANCE CHARACTERISTICS**<sup>[1]</sup>: T<sub>OP</sub> = -40°C to 150°C, C<sub>BYP</sub> = 0.1 μF, V<sub>CC</sub>= 5 V, unless otherwise specified



[1] See Characteristic Performance Data page for parameter distributions over temperature range.

[2] This parameter may drift a maximum of  $\Delta$ Sens<sub>LIFE</sub> over lifetime.

[3] Based on characterization data obtained during standardized stress test for Qualification of Integrated Circuits, including Package Hysteresis. Cannot be guaranteed. Drift is a function of customer application conditions. Contact Allegro MicroSystems for further information.

[4] ±3 sigma noise voltage.

[5] Drift is referred to ideal  $V_{\text{IOUT(QBI)}}$  = 2.5 V.

<sup>[6]</sup> This parameter may drift a maximum of ΔV<sub>OE(LIFE)</sub> over lifetime.

<sup>[7]</sup> This parameter may drift a maximum of ΔE $_{\sf TOT(LIFE)}$  over lifetime.



### *X***100U PERFORMANCE CHARACTERISTICS**<sup>[1]</sup>: T<sub>OP</sub> = -40°C to 150°C, C<sub>BYP</sub> = 0.1 μF, V<sub>CC</sub>= 5 V, unless otherwise specified



[1] See Characteristic Performance Data page for parameter distributions over temperature range.

[2] This parameter may drift a maximum of  $\Delta{\sf Sens}_{\sf LIFE}$  over lifetime.

[3] Based on characterization data obtained during standardized stress test for Qualification of Integrated Circuits, including Package Hysteresis. Cannot be guaranteed. Drift is a function of customer application conditions. Contact Allegro MicroSystems for further information.

[4] ±3 sigma noise voltage.

[5] Drift is referred to ideal  $V_{\text{IOUT(QBI)}} = 0.5$  V.

 $[6]$  This parameter may drift a maximum of  $ΔV<sub>OE(LIEE)</sub>$  over lifetime.

 $[7]$  This parameter may drift a maximum of  $\Delta E_{\text{TOT(LIFE)}}$  over lifetime.



### *X***150B PERFORMANCE CHARACTERISTICS**<sup>[1]</sup>: T<sub>OP</sub> = -40°C to 125°C, C<sub>BYP</sub> = 0.1 μF, V<sub>CC</sub>= 5 V, unless otherwise specified



[1] See Characteristic Performance Data page for parameter distributions over temperature range.

[2] This parameter may drift a maximum of  $\Delta \mathsf{Sens}_{\mathsf{LIFE}}$  over lifetime.

[3] Based on characterization data obtained during standardized stress test for Qualification of Integrated Circuits, including Package Hysteresis. Cannot be guaranteed. Drift is a function of customer application conditions. Contact Allegro MicroSystems for further information.

[4] ±3 sigma noise voltage.

 $^{[5]}$  Drift is referred to ideal V $_{\rm IOUT(QBI)}$  = 2.5 V.

<sup>[6]</sup> This parameter may drift a maximum of ΔV<sub>OE(LIFE)</sub> over lifetime.

[7] This parameter may drift a maximum of ΔE $_{\sf TOT(LIFE)}$  over lifetime.



### *X***150U PERFORMANCE CHARACTERISTICS**<sup>[1]</sup>: T<sub>OP</sub> = -40°C to 125°C, C<sub>BYP</sub> = 0.1 μF, V<sub>CC</sub>= 5 V, unless otherwise specified



[1] See Characteristic Performance Data page for parameter distributions over temperature range.

[2] This parameter may drift a maximum of  $ΔSens<sub>LIFE</sub>$  over lifetime.

[3] Based on characterization data obtained during standardized stress test for Qualification of Integrated Circuits, including Package Hysteresis. Cannot be guaranteed. Drift is a function of customer application conditions. Contact Allegro MicroSystems for further information.

[4] ±3 sigma noise voltage.

[5] Drift is referred to ideal  $V_{\text{IOUT(QBI)}} = 0.5$  V.

 $[6]$  This parameter may drift a maximum of  $ΔV<sub>OE(LIEE)</sub>$  over lifetime.

 $[7]$  This parameter may drift a maximum of  $\Delta E_{\text{TOT(LIFE)}}$  over lifetime.



### *X***200B PERFORMANCE CHARACTERISTICS<sup>[1]</sup>: T<sub>OP</sub> = -40°C to 85°C, C<sub>BYP</sub> = 0.1 μF, V<sub>CC</sub>= 5 V, unless otherwise specified**



[1] See Characteristic Performance Data page for parameter distributions over temperature range.

[2] This parameter may drift a maximum of  $\Delta \mathsf{Sens}_{\mathsf{LIFE}}$  over lifetime.

[3] Based on characterization data obtained during standardized stress test for Qualification of Integrated Circuits, including Package Hysteresis. Cannot be guaranteed. Drift is a function of customer application conditions. Contact Allegro MicroSystems for further information.

[4] ±3 sigma noise voltage.

[5] Drift is referred to ideal  $V_{\text{IOUT(QBI)}}$  = 2.5 V.

[6] This parameter may drift a maximum of  $\Delta V_{OE(LIEE)}$  over lifetime.

 $[7]$  This parameter may drift a maximum of  $\Delta E_{\text{TOT(LIFE)}}$  over lifetime.



### *X***200U PERFORMANCE CHARACTERISTICS<sup>[1]</sup>: T<sub>OP</sub> = –40°C to 85°C, C<sub>BYP</sub> = 0.1 μF, V<sub>CC</sub>= 5 V, unless otherwise specified**



[1] See Characteristic Performance Data page for parameter distributions over temperature range.

[2] This parameter may drift a maximum of ΔSensLIFE over lifetime.

[3] Based on characterization data obtained during standardized stress test for Qualification of Integrated Circuits, including Package Hysteresis. Cannot be guaranteed. Drift is a function of customer application conditions. Contact Allegro MicroSystems for further information.

[4] ±3 sigma noise voltage.

[5] Drift is referred to ideal  $V_{\text{IOUT(QBI)}} = 0.5$  V.

 $[6]$  This parameter may drift a maximum of  $ΔV<sub>OE(LIFE)</sub>$  over lifetime.

[7] This parameter may drift a maximum of  $\Delta E_{\text{TOT(LIFE)}}^{-1}$  over lifetime.



## **CHARACTERISTIC PERFORMANCE DATA Data Taken using the ACS770LCB-050B**

**250 200**

**150 100 50**

**IERROM (mA)**

IERROM (MA)

0 └<br>50−

# **Accuracy Data**

**Electrical Offset Voltage versus Ambient Temperature**



### **Sensitivity versus Ambient Temperature**



**Magnetic Offset Error versus Ambient Temperature**

**TA (°C)**

**Nonlinearity versus Ambient Temperature** 



**Total Output Error versus Ambient Temperature**



microsystems

### **Data Taken using the ACS770LCB-100B**

**IERROM (mA)**

ERROM (MA)

# **Accuracy Data**

**8 6 Electrical Offset Voltage versus Ambient Temperature**



**Sensitivity versus Ambient Temperature**



**Magnetic Offset Error versus Ambient Temperature**

**TA (°C)**

**Nonlinearity versus Ambient Temperature** 



**Total Output Error versus Ambient Temperature**



microsystems

### **Data Taken using the ACS770KCB-150B**

# **Accuracy Data**

**8 6 Electrical Offset Voltage versus Ambient Temperature**



### **Sensitivity versus Ambient Temperature**



**Nonlinearity versus Ambient Temperature** 



**Magnetic Offset Error versus Ambient Temperature**



**Total Output Error versus Ambient Temperature**





### **Data Taken using the ACS770ECB-200B**

# **Accuracy Data**

**Electrical Offset Voltage versus Ambient Temperature**



### **Sensitivity versus Ambient Temperature**



**Nonlinearity versus Ambient Temperature** 



**Magnetic Offset Error versus Ambient Temperature**









### **Data Taken using the ACS770LCB-100B**

# **Timing Data**



**Rise Time**  $I_P$  = 60 A, 10% to 90% rise time = 1 µs,  $C_{BYPASS}$  = 0.1 µF,  $C_L$  = 0.47 nF







**Propagation Time**

**Power-On Delay**  $I_P = 60$  A DC,  $C_{BYPASS} =$  Open,  $C_L = 0.47$  nF







**UVLO Enable Time (t<sub>UVLOE</sub>)** 

**UVLO Disable Time (t<sub>UVLOD</sub>)**  $I_P = 0$  A,  $C_{BYPASS} =$  Open,  $C_L =$  Open,  $V_{CC}$  3 V to 5 V recovery time = 1 µs





# **CHARACTERISTIC DEFINITIONS**

# **Definitions of Accuracy Characteristics SENSITIVITY (Sens)**

The change in device output in response to a 1A change through the primary conductor. The sensitivity is the product of the magnetic circuit sensitivity  $(G/A)$  and the linear IC amplifier gain (mV/G). The linear IC amplifier gain is programmed at the factory to optimize the sensitivity (mV/A) for the half-scale current of the device.

# **NOISE (V<sub>NOISE</sub>)**

The noise floor is derived from the thermal and shot noise observed in Hall elements. Dividing the noise (mV) by the sensitivity (mV/A) provides the smallest current that the device is able to resolve.

## **NONLINEARITY (ELIN)**

The ACS770 is designed to provide a linear output in response to a ramping current. Consider two current levels: I1 and I2. Ideally, the sensitivity of a device is the same for both currents, for a given supply voltage and temperature. Nonlinearity is present when there is a difference between the sensitivities measured at I1 and I2. Nonlinearity is calculated separately for the positive  $(E_{LINpos})$  and negative  $(E_{LINneg})$  applied currents as follows:

$$
E_{LINpos} = 100 \, (%) \times \{1 - (Sens_{IPOS2} / Sens_{IPOS1})\}
$$
\n
$$
E_{LINneg} = 100 \, (%) \times \{1 - (Sens_{INEG2} / Sens_{INEG1})\}
$$

where:

$$
Sens_{Ix} = (V_{IOUT(Ix)} - V_{IOUT(Q)})/Ix
$$

and  $I_{\text{POSx}}$  and  $I_{\text{NEGx}}$  are positive and negative currents.

Then:

$$
E_{LIN} = \max(E_{LINpos}, E_{LINneg})
$$

## **RATIOMETRY**

The device features a ratiometric output. This means that the quiescent voltage output,  $V_{\text{IOITO}}$ , and the magnetic sensitivity, Sens, are proportional to the supply voltage,  $V_{CC}$ . The ratiometric change (%) in the quiescent voltage output is defined as:

$$
\Delta V_{\text{IOUTQ(AV)}} = \frac{V_{\text{IOUTQ(V_{CC})}}/V_{\text{IOUTQ(SV)}}}{V_{\text{CC}}/5 \text{ V}} \times 100\,(%)
$$

and the ratiometric change (%) in sensitivity is defined as:

$$
\Delta \text{Sens}_{(\Delta V)} = \frac{\text{Sens}_{(V_{CC})} / \text{Sens}_{(5V)}}{V_{CC} / 5 \text{ V}} \times 100\,(%)
$$

# **QUIESCENT OUTPUT VOLTAGE (VIOUT(Q))**

The output of the device when the primary current is zero. For bidirectional current flow, it nominally remains at  $V_{CC}/2$ . Thus,  $V_{\text{CC}}$  = 5 V translates into  $V_{\text{IOUT(QBI)}}$  = 2.5 V. For unidirectional devices, when  $V_{CC}$  = 5 V,  $V_{IOUT(QUNI)}$  = 0.5 V. Variation in  $V_{\text{IOUT(0)}}$  can be attributed to the resolution of the Allegro linear IC quiescent voltage trim, magnetic hysteresis, and thermal drift.

## **ELECTRICAL OFFSET VOLTAGE (V<sub>OE</sub>)**

The deviation of the device output from its ideal quiescent value of  $V_{CC}/2$  for bidirectional sensor ICs and 0.5 V for unidirectional sensor ICs, due to nonmagnetic causes.

## **MAGNETIC OFFSET ERROR (IERROM)**

The magnetic offset is due to the residual magnetism (remnant field) of the core material. The magnetic offset error is highest when the magnetic circuit has been saturated, usually when the device has been subjected to a full-scale or high-current overload condition. The magnetic offset is largely dependent on the material used as a flux concentrator.

# **TOTAL OUTPUT ERROR (E<sub>TOT</sub>)**

The maximum deviation of the actual output from its ideal value, also referred to as *accuracy*, illustrated graphically in the output voltage versus current chart on the following page.

 $E_{TOT}$  is divided into four areas:

- **• 0 A at 25°C.** Accuracy at the zero current flow at 25°C, without the effects of temperature.
- **• 0 A over Δ temperature.** Accuracy at the zero current flow including temperature effects.
- **• Full-scale current at 25°C.** Accuracy at the full-scale current at 25°C, without the effects of temperature.
- **• Full-scale current over Δ temperature.** Accuracy at the fullscale current flow including temperature effects.

$$
E_{\text{TOT(IP)}} = \frac{V_{\text{IOUT(IP)}} - V_{\text{IOUT\_IDEAL(IP)}}}{\text{Sens}_{\text{IDEAL}} \times I_{\text{P}}} \times 100\,\text{(*)}
$$

where

$$
V_{\text{IOUT\_IDEAL(IP)}} = V_{\text{IOUT(Q)}} + (\text{Sens}_{\text{IDEAL}} \times I_P)
$$



# **Definitions of Dynamic Response Characteristics**

# **POWER-ON DELAY (t<sub>POD</sub>)**

When the supply is ramped to its operating voltage, the device requires a finite time to power its internal components before responding to an input magnetic field.

Power-On Delay,  $t_{\text{POD}}$ , is defined as the time it takes for the output voltage to settle within  $\pm 10\%$  of its steady-state value under an applied magnetic field, after the power supply has reached its minimum specified operating voltage,  $V_{CC}(min)$ , as shown in the chart at right.

## **TEMPERATURE COMPENSATION POWER-ON TIME**  $(t_{TC})$

After Power-On Delay,  $t_{\text{POD}}$ , elapses,  $t_{\text{TC}}$  also is required before a valid temperature compensated output.

## **RISE TIME (t<sub>r</sub>)**

The time interval between a) when the device reaches 10% of its full-scale value, and b) when it reaches 90% of its full-scale value. Both  $t_r$  and  $t_{RESPONSE}$  are detrimentally affected by eddy current losses observed in the conductive IC ground plane.

## **RESPONSE TIME (t<sub>RESPONSE</sub>)**

The time interval between a) when the applied current reaches 80% of its final value, and b) when the sensor reaches 80% of its output corresponding to the applied current.

## **PROPAGATION DELAY (t<sub>PROP</sub>)**

The time interval between a) when the input current reaches 20% of its final value, and b) when the output reaches 20% of its final value.

## **POWER-ON RESET VOLTAGE (V<sub>POR</sub>)**

At power-up, to initialize to a known state and avoid current spikes, the ACS770 is held in Reset state. The Reset signal is disabled when  $V_{CC}$  reaches  $V_{UVLOH}$  and time t<sub>PORR</sub> has elapsed, allowing output voltage to go from a high-impedance state into normal operation. During power-down, the Reset signal is enabled when  $V_{CC}$  reaches  $V_{PORL}$ , causing output voltage to go into a high-impedance state. (Note that a detailed description of POR and UVLO operation can be found in the Functional Description section.)









## **POWER-ON RESET RELEASE TIME (t<sub>PORR</sub>)**

When  $V_{CC}$  rises to  $V_{PORH}$ , the Power-On Reset Counter starts. The ACS770 output voltage will transition from a high-impedance state to normal operation only when the Power-On Reset Counter has reached  $t_{\text{PORR}}$  and  $V_{\text{CC}}$  has exceeded  $V_{\text{UVLOH}}$ .

# **UNDERVOLTAGE LOCKOUT THRESHOLD (V<sub>UVLO</sub>)**

If  $V_{CC}$  drops below  $V_{UVLOL}$ , output voltage will be locked to GND. If  $V_{CC}$  starts rising, the ACS770 will come out of the locked state when  $V_{CC}$  reaches  $V_{UVLOH}$ .

# SYMMETRY (E<sub>SYM</sub>)

The degree to which the absolute voltage output from the IC varies in proportion to either a positive or negative half-scale primary current. The following equation is used to derive symmetry:

$$
100\left(\frac{V_{IOUT\_+half-scale\,amperes}-V_{IOUT(Q)}}{V_{IOUT(Q)}-V_{IOUT\_half-scale\,amperes}}\right)
$$

## **UVLO ENABLE/DISABLE RELEASE TIME (t<sub>UVLO</sub>)**

When a falling  $V_{CC}$  reaches  $V_{UVLOL}$ , time t<sub>UVLOE</sub> is required to engage Undervoltage Lockout state. When  $V_{CC}$  rises above V<sub>UVLOH</sub>, time t<sub>UVLOD</sub> is required to disable UVLO and have a valid output voltage.



# **FUNCTIONAL DESCRIPTION**

# **Power-On Reset (POR) and Undervoltage Lock-Out (UVLO) Operation**

The descriptions in this section assume:

$$
Temperature = 25^{\circ}C,
$$

 $V_{CC} = 5 V$ ,

no output load, and no significant current flow through the sensor IC.

Voltage levels shown are specific to a bidirectional ACS770; however, the POR and UVLO functionality described also applies to unidirectional sensors.

The reference numbers section refer to figures 1 and 2.

### **Power-Up**

At power-up, as  $V_{CC}$  ramps up, the output is in a high-impedance state. When  $V_{CC}$  crosses  $V_{\text{PORH}}$  (location [1] in figure 1 and [1'] in figure 2), the POR Release counter starts counting for  $t_{\text{PORR}}$ . At this point, if  $V_{CC}$  exceeds  $V_{UVLOH}$  [2'], the output will go to  $V_{CC}$  / 2 after t<sub>UVLOD</sub> [3']. If  $V_{CC}$  does not exceed  $V_{UVLOH}$  [2], the output will stay in the high-impedance state until  $V_{CC}$  reaches  $V_{\text{UVLOH}}$  [3] and then will go to  $V_{\text{CC}}/2$  after t<sub>UVLOD</sub> [4].

### $V_{CC}$  drops below  $V_{CC}(min)$  = 4.5 V

If  $V_{CC}$  drops below  $V_{UVLOL}$  [4', 5], the UVLO Enable Counter starts counting. If  $V_{CC}$  is still below  $V_{UVLOL}$  when the counter reaches  $t_{UVLOE}$ , the UVLO function will be enabled and the ouput will be pulled near GND [6]. If  $V_{CC}$  exceeds  $V_{UVLOL}$ before the UVLO Enable Counter reaches  $t_{\text{UVLOE}}$  [5'], the output will continue to be  $V_{CC}$  / 2.

## **Coming Out of UVLO**

While UVLO is enabled [6], if  $V_{CC}$  exceeds  $V_{UVLOH}$  [7], UVLO will be disabled after  $t_{UVLOD}$ , and the output will be  $V_{CC}$  / 2 [8].

## **Power-Down**

As  $V_{CC}$  ramps down below  $V_{UVLOL}$  [6', 9], the UVLO Enable Counter will start counting. If  $V_{CC}$  is higher than  $V_{PORL}$  when the counter reaches  $t_{\text{UVLOE}}$ , the UVLO function will be enabled and the output will be pulled near GND [10]. The output will enter a high-impedance state as  $V_{CC}$  goes below  $V_{PORL}$  [11]. If  $V_{CC}$  falls below  $V_{PORL}$  before the UVLO Enable Counter reaches  $t_{\text{UVLOE}}$ , the output will transition directly into a high-impedance state [ 7′].

# **EEPROM Error Checking And Correction**

Hamming code methodology is implemented for EEPROM checking and correction. The device has ECC enabled after power-up. If an uncorrectable error has occurred, the VOUT pin will go to high impedance and the device will not respond to applied magnetic field.





**Figure 1: POR and UVLO Operation: Slow Rise Time Case**



**Figure 2: POR and UVLO Operation: Fast Rise Time Case**



# **Chopper Stabilization Technique**

When using Hall-effect technology, a limiting factor for switchpoint accuracy is the small signal voltage developed across the Hall element. This voltage is disproportionally small relative to the offset that can be produced at the output of the Hall sensor IC. This makes it difficult to process the signal while maintaining an accurate, reliable output over the specified operating temperature and voltage ranges.

Chopper stabilization is a unique approach used to minimize Hall offset on the chip. Allegro employs a technique to remove key sources of the output drift induced by thermal and mechanical stresses. This offset reduction technique is based on a signal modulation-demodulation process. The undesired offset signal is separated from the magnetic field-induced signal in the frequency domain, through modulation. The subsequent demodulation acts as a modulation process for the offset, causing the magnetic fieldinduced signal to recover its original spectrum at baseband, while the DC offset becomes a high-frequency signal. The magneticsourced signal then can pass through a low-pass filter, while the modulated DC offset is suppressed.

In addition to the removal of the thermal and stress related offset, this novel technique also reduces the amount of thermal noise in the Hall sensor IC while completely removing the modulated residue resulting from the chopper operation. The chopper stabilization technique uses a high-frequency sampling clock. For demodulation process, a sample-and-hold technique is used. This high-frequency operation allows a greater sampling rate, which results in higher accuracy and faster signal-processing capability. This approach desensitizes the chip to the effects of thermal and mechanical stresses, and produces devices that have extremely stable quiescent Hall output voltages and precise recoverability after temperature cycling. This technique is made possible through the use of a BiCMOS process, which allows the use of low-offset, low-noise amplifiers in combination with high-density logic integration and sample-and-hold circuits.



**Figure 3: Concept of Chopper Stabilization Technique**



# **PACKAGE OUTLINE DRAWINGS**



**Figure 4: Package CB, 5-Pin, Leadform PFF**











Creepage distance, current terminals to signal pins: 7.25 mm Clearance distance, current terminals to signal pins: 7.25 mm Package mass: 4.63 g typical



