

Compact, Precision, Six Degrees of Freedom Inertial Sensor

Data Sheet **[ADIS16460](https://www.analog.com/ADIS16460?doc=ADIS16460.pdf)**

FEATURES

Triaxial digital gyroscope Measurement range: ±100°/sec (minimum) 8°/hr (typical) in-run bias stability 0.12°/√hr (typical) angle random walk, x-axis Triaxial digital accelerometer, ±5 *g* **dynamic range Autonomous operation and data collection No external configuration commands required Fast start-up time Factory calibrated sensitivity, bias, and axial alignment Calibration temperature range: 0°C ≤ TA ≤ 70°C Serial peripheral interface (SPI) data communications Data ready signal for synchronizing data acquisition Embedded temperature sensor Programmable operation and control Automatic and manual bias correction controls Bartlett window finite impulse response (FIR) filter, variable number of taps External sample clock options: direct Single command self test Single-supply operation: 3.15 V to 3.45 V 2000** *g* **shock survivability Operating temperature range: −25°C to +85°C APPLICATIONS**

Smart agriculture/construction machinery

and payload stabilization

Robotics

Unmanned aerial vehicles (UAVs)/drones, and navigation

Factory/industrial automation personnel/asset tracking

GENERAL DESCRIPTION

The [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) *i*Sensor® device is a complete inertial system that includes a triaxial gyroscope and a triaxial accelerometer. Each sensor in the [ADIS16460 c](https://www.analog.com/adis16460?doc=adis16460.pdf)ombines industry leading *i*MEMS® technology with signal conditioning that optimizes dynamic performance. The factory calibration characterizes each sensor for sensitivity, bias, and alignment. As a result, each sensor has its own dynamic compensation formulas that provide accurate sensor measurements.

The [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) provides a simple, cost effective method for integrating accurate, multiaxis inertial sensing into industrial systems, especially when compared with the complexity and investment associated with discrete designs. All necessary motion testing and calibration are part of the production process at the factory, greatly reducing system integration time. Tight orthogonal alignment simplifies inertial frame alignment in navigation systems. The SPI and register structures provide a simple interface for data collection and configuration control.

Th[e ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) is in an aluminum module package that is approximately 22.4 mm \times 22.4 mm \times 9 mm and has a 14-pin connector interface.

FUNCTIONAL BLOCK DIAGRAM

Figure 1.

Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=%20ADIS16460.pdf&product=ADIS16460&rev=C) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2016–2019 Analog Devices, Inc. All rights reserved. [Technical Support](https://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

REVISION HISTORY

6/2017-Rev. A to Rev. B

8/2016-Rev. 0 to Rev. A

1/2016-Revision 0: Initial Version

SPECIFICATIONS

T_A = 25°C, VDD = 3.3 V, angular rate = $0^{\circ}/sec$, \pm 1 g, MSC_CTRL = 0x00C1, unless otherwise noted.

Table 1.

[ADIS16460](https://www.analog.com/ADIS16460?doc=ADIS16460.pdf) Data Sheet

¹ The X_GYRO_LOW (se[e Table 10\),](#page-12-2) Y_GYRO_LOW (se[e Table 12\),](#page-12-3) and Z_GYRO_LOW (se[e Table](#page-12-4) 14) registers capture the bit growth associated with the user configurable filters.

² The repeatability specifications represent analytical projections, which are based on the following drift contributions and conditions: temperature hysteresis (0°C to 70°C), electronics drift (high temperature operating life test: 85°C, 500 hours), drift from temperature cycling (JESD22, Method A104-C, Method N, 500 cycles, −40°C to

+85°C), rate random walk (10 year projection), and broadband noise.
³ Bias repeatability describes a long-term behavior, over a variety of conditions. Short-term repeatability is related to the in-run bias stability and specifications.

⁴ The X_ACCL_LOW (se[e Table 24\)](#page-14-1), Y_ACCL_LOW (se[e Table 26\)](#page-14-2), and Z_ACCL_LOW (se[e Table](#page-14-3) 28) registers capture the bit growth associated with the user configurable filters.

⁵ X-ray exposure may degrade this performance metric.

⁶ The digital I/O signals are driven by an internal 3.3 V supply, and the inputs are 5 V tolerant.
⁷ Endurance is qualified as per JEDEC Standard 22, Method A117, and measured at $-40^{\circ}C$, +25^oC, +85^oC, and +125

⁸ The data retention lifetime equivalent is at a junction temperature (T_J) of 85°C as per JEDEC Standard 22, Method A117. Data retention lifetime decreases with junction temperature.

⁹ These times do not include thermal settling and internal filter response times (375 Hz bandwidth), which may affect overall accuracy.

¹⁰ The parameter assumes that a full start-up sequence has taken place, prior to initiation of the reset cycle.

¹¹ This parameter represents the time between raising the RST line and restoration of pulsing on the DR line, which indicates a return to normal operation.

¹² This parameter represents the pulse time on the \overline{RST} line, which ensures initiation of the reset operation.

¹³ The sync input clock functions below the specified minimum value but at reduced performance levels.

TIMING SPECIFICATIONS

 $\rm T_A$ = 25°C, VDD = 3.3 V, unless otherwise noted.

Table 2.

¹ Guaranteed by design and characterization, but not tested in production.
² When using the burst read mode, the stall period is not applicable.

Timing Diagrams

Figure 4. Input Clock Timing Diagram, MSC_CTRL[0] = 1

ABSOLUTE MAXIMUM RATINGS

Table 3.

¹ Extended exposure to temperatures outside the specified temperature range of −25°C to +85°C can adversely affect the accuracy of the factory calibration. For best accuracy, store the parts within the specified operating range of −25°C to +85°C.

² Although the device is capable of withstanding short-term exposure to 150°C, long-term exposure threatens internal mechanical integrity.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 4. Package Characteristics

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 5. Pin Function Descriptions

[ADIS16460](https://www.analog.com/ADIS16460?doc=ADIS16460.pdf) Data Sheet

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 7. Gyroscope Root Allan Variance

Figure 8. Gyroscope Sensitivity Error vs. Cold to Hot Temperature Sweep

Figure 9. Gyroscope Bias Error vs. Cold to Hot Temperature Sweep

Figure 10. Accelerometer Root Allan Variance

Figure 12. Gyroscope Bias Error vs. Hot to Cold Temperature Sweep

Figure 13. Accelerometer Sensitivity Error vs. Cold to Hot Temperature Sweep

Figure 14. Accelerometer Bias Error vs. Cold to Hot Temperature Sweep

Figure 15. Accelerometer Sensitivity Error vs. Hot to Cold Temperature Sweep

Figure 16. Accelerometer Bias Error vs. Hot to Cold Temperature Sweep

Data Sheet **[ADIS16460](https://www.analog.com/ADIS16460?doc=ADIS16460.pdf)**

THEORY OF OPERATION

The [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) is an autonomous sensor system that requires no user initialization. When it has an adequate power supply across the VDD and GND pins, it initializes itself and starts sampling, processing, and loading sensor data into the output registers at a sample rate of 2048 SPS. The DR pin (se[e Figure 5\)](#page-6-1) pulses high after each sample cycle concludes. The SPI interface enables simple integration with many embedded processor platforms, as shown in [Figure 17 \(](#page-9-2)electrical connection) and [Table 6](#page-9-3) (pin functions).

Figure 17. Electrical Connection Diagram

The [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) SPI interface supports full duplex serial communication (simultaneous transmit and receive) and uses the bit sequence shown i[n Figure 20.](#page-9-4) [Table 7](#page-9-5) provides a list of the most common settings that require attention to initialize the serial port of a processor for th[e ADIS16460.](https://www.analog.com/adis16460?doc=adis16460.pdf)

1 For burst read, SCLK rate ≤ 1 MHz.

READING SENSOR DATA

The [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) provides two options for acquiring sensor data: a single register and a burst register. A single register read requires two 16-bit SPI cycles. The first cycle requests the contents of a register using the bit assignments i[n Figure 20.](#page-9-4) Bit DC7 to Bit DC0 are don't cares for a read, and then the output register contents follow on DOUT during the second sequence[. Figure 18](#page-9-6) includes three single register reads in succession.

In this example, the process starts with $DIN = 0x0600$ to request the contents of X_GYRO_OUT, then follows with 0x0A00 to request Y_GYRO_OUT, and 0x0E00 to request Z_GYRO_OUT. Full duplex operation enables processors to use the same 16-bit SPI cycle to read data from DOUT while requesting the next set of data on DIN[. Figure 19](#page-9-7) provides an example of the four SPI signals when reading X_GYRO_OUT in a repeating pattern.

Burst Read Function

The burst read function provides a way to read all of the data in one continuous stream of bits, with no stall time in between each 16-bit segment. As shown in [Figure 21,](#page-10-1) start this mode by setting $DIN = 0x3E00$, and then read each of the following registers out, while keeping CS low: DIAG_STAT, X_GYRO_OUT, Y_GYRO_OUT, Z_GYRO_OUT, X_ACCL_OUT, Y_ACCL_OUT, Z_ACCL_OUT, TEMP_OUT, SMPL_CNTR, and checksum. Use the following formula to verify the checksum value, while treating each byte in the formula as an independent, unsigned, 8-bit number.

Checksum = *DIAG_STAT[15:8]* + *DIAG_STAT[7:0]* + *X_GYRO_OUT[15:8]* + *X_GYRO_OUT[7:0]* + *Y_GYRO_OUT[15:8]* + *Y_GYRO_OUT[7:0]* + *Z_GYRO_OUT[15:8]* + *Z_GYRO_OUT[7:0]* + *X_ACCL_OUT[15:8]* + *X_ACCL_OUT[7:0]* + *Y_ACCL_OUT[15:8]* + *Y_ACCL_OUT[7:0]* + *Z_ACCL_OUT[15:8]* + *Z_ACCL_OUT[7:0]* + *TEMP_OUT[15:8]* + *TEMP_OUT[7:0] + SMPL_CNTR[15:8]* + *SMPL_CNTR[7:0]*

SPI Read Test Sequence

[Figure 22 p](#page-10-2)rovides a test pattern for testing the SPI communication. In this pattern, write 0x5600 to the DIN line in a repeating pattern and raise the chip select for a time that meets the stall time requirement (se[e Table 2\) e](#page-4-1)ach 16-bit sequence. Starting with the second 16-bit sequence, DOUT produces the contents of the PROD_ID register, 0x404C (se[e Table 41\)](#page-16-4).

DEVICE CONFIGURATION

The control registers i[n Table 8 p](#page-11-1)rovide users with a variety of configuration options. The SPI provides access to these registers, one byte at a time, using the bit assignments i[n Figure 20.](#page-9-4) Each register has 16 bits, where Bits[7:0] represent the lower address, and Bits[15:8] represent the upper address[. Figure 23 p](#page-10-3)rovides an example of writing 0x01 to Address 0x3E (GLOB_CMD[1], using $DIN = 0xBE01$).

Dual Memory Structure

Writing configuration data to a control register updates its SRAM contents, which are volatile. After optimizing each relevant control register setting in a system, set GLOB_CMD[3] $= 1$ (DIN = 0xBE08) to copy these settings into nonvolatile flash memory. The flash update process requires a valid power supply level for the entire process time (se[e Table 44\)](#page-18-8). [Table 8 p](#page-11-1)rovides a memory map for the user registers, which includes a flash backup column. A yes in this column indicates that a register has a mirror location in flash and, when backed up properly, it automatically restores itself during startup or after a reset. [Figure 24 p](#page-10-4)rovides a diagram of the dual memory structure used to manage operation and store critical user settings.

Figure 24. SRAM and Flash Memory Diagram

13390-013

USER REGISTERS

Table 8. User Register Memory Map1

¹ N/A means not applicable.

² Each register contains two bytes. The address on display is for the lower byte. The address of the upper byte is equal to the address of the lower byte plus 1.

Data Sheet **[ADIS16460](https://www.analog.com/ADIS16460?doc=ADIS16460.pdf)**

OUTPUT DATA REGISTERS

The output data registers contain inertial sensor (gyroscopes, accelerometers) measurements, delta angle calculations, delta velocity calculations, and a relative temperature monitor.

ROTATION

The [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) uses *i*MEMS gyroscopes to provide inertial rotation measurements around three orthogonal axes, in two different formats: angular rate and angular displacement (deltaangles). [Figure 26](#page-12-8) shows the axial assignments and the direction of rotation that corresponds to a positive response in their respective output registers (se[e Table 9\)](#page-12-9).

Angular Rate Data

The angular rate of rotation data represents the calibrated response from the tri-axis MEMS gyroscopes. Six registers provide real-time access to these measurements. Each axis has two dedicated registers: a primary and a secondary register. [Table 9](#page-12-9) provides the register assignments for each of the three axes (ω_X , ω_Y , ω_Z) i[n Figure 26.](#page-12-8)

The primary register provides a 16-bit, twos complement number, where the scale factor (K_G) is equal to $0.005^{\circ}/sec/LSB$. The secondary register provides users with the ability to capture the bit growth that is associated with the summation functions in the user configurable digital filters (see [Table](#page-21-2) 53 an[d Table](#page-21-3) 54). [Figure 25](#page-12-10) illustrates how the primary (X_GYRO_OUT) and secondary (X_GYRO_LOW) registers combine to provide a digital result that supports up to 32 bits of digital resolution for the angular rate of rotation around the x-axis.

Figure 25. 32-Bit Gyroscope Data Format

Table 10. X_GYRO_LOW (Base Address = 0x04), Read Only

Table 11. X_GYRO_OUT (Base Address = 0x06), Read Only

Table 12. Y_GYRO_LOW (Base Address = 0x08), Read Only

Table 13. Y_GYRO_OUT (Base Address = 0x0A), Read Only

Table 14. Z_GYRO_LOW (Base Address = 0x0C), Read Only

Table 15. Z_GYRO_OUT (Base Address = 0x0E), Read Only

Figure 26. Inertial Sensor Definitions

[Table](#page-13-3) 16 provides seven examples of the digital data format when using only the primary registers for 16-bit measurements.

Many, if not all, applications do not require all 32 bits of digital resolution to preserve key sensor performance criteria. When truncating the data width to a lower number of bits, use the following formula to calculate the scale factor for the least significant bit:

$$
1 \text{LSB} = K_G \times \frac{1}{2^{N-16}}
$$

where *N* is the total number of bits.

For example, if the system uses four bits from the x_GYRO_LOW registers, the data width is 20 bits and the LSB weight is equal to 0.0003215°/sec.

1 LSB =
$$
0.005^\circ/\sec \times \frac{1}{2^{20-16}}
$$

1 LSB = $0.005^\circ/\sec \times \frac{1}{16} = 0.0003125^\circ/\sec$

[Table](#page-13-4) 17 provides seven examples of the digital data format when using the primary and the secondary registers to produce a 20-bit number for the angular rate of rotation.

Delta Angle Data

The delta angle measurements ($\Delta\theta_x$, $\Delta\theta_y$, $\Delta\theta_x$ i[n Figure 26\)](#page-12-8) represent the angular displacement around each axis, during each data processing cycle. Three registers provide real-time access to these measurements, with each axis (x, y, z) having its own dedicated register. X_DELT_ANG (see [Table 18\)](#page-13-0) is the output data register for the x-axis ($\Delta\theta$ _X in [Figure 26\)](#page-12-8), Y_DELT_ANG (see [Table 19\)](#page-13-1) is the output data register for the y-axis ($\Delta\theta$ ^Y in [Figure 26\)](#page-12-8), and Z_ DELT_ANG (se[e Table 20\)](#page-13-2) is the output data register for the z-axis ($Δθ$ z in [Figure 26\)](#page-12-8). The scale factors for these registers depend on the scale factor for the gyroscopes (see [Table 11,](#page-12-5) $K_G = 0.005^{\circ}/sec/LSB$), sample clock (f_{SAMPLE}),

related to MSC_CTRL[3:2] (see [Table 50\)](#page-19-1), and the decimation rate settings (DEC_RATE, see [Table](#page-21-2) 53).

Table 19. Y_DELT_ANG (Base Address = 0x26), Read Only

Table 20. Z_DELT_ANG (Base Address = 0x28), Read Only

[Table 21](#page-13-5) illustrates the delta angle data format with numerical examples when $MSC_CTRL[3:2] = 00$ ($f_{SAMPLE} = 2048$ Hz) and DEC_RATE = $0x0000$.

Table 21. x_DELT_ANG Data Format, Example 1

¹ MSC_CTRL[3:2] = 00, f_{SAMPLE} = 2048 Hz, and DEC_RATE = 0x0000.

[Table 22](#page-13-6) illustrates the delta-angle data format with numerical examples when MSC_CTRL[3:2] = 01, the external clock $(f_{SAMPLE}) = 2000 Hz$ and DEC_RATE = 0x0009.

Table 22. x_DELT_ANG Data Format, Example 2

 $1 \text{ MSC_CTRL}[3:2] = 01$, $f_{SAMPLE} = 2000 \text{ Hz}$, and DEC_RATE = 0x0009.

Data Sheet **[ADIS16460](https://www.analog.com/ADIS16460?doc=ADIS16460.pdf)**

ACCELEROMETERS

The [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) uses *i*MEMS accelerometers to provide linear inertial measurements along three orthogonal axes, in two different formats: linear acceleration and delta velocity. [Figure](#page-14-7) 28 shows the axial assignments, the direction of linear acceleration that corresponds to a positive response in their respective output registers (se[e Table 9\)](#page-12-9).

Linear Acceleration

The linear acceleration measurements represent the calibrated response from the tri-axis MEMS accelerometers. Six registers provide real-time access to these measurements. Each axis has two dedicated registers: a primary register and a secondary register. [Table 23](#page-14-8) provides the register assignments for each of the three axes (ax, ax, ax) i[n Figure](#page-14-7) 28.

Table 23. Linear Acceleration Data Registers

The primary register provides a 16-bit, twos complement number, where the scale factor (KA) is equal 0.25 m*g*/LSB. The secondary register provides users with the ability to capture the bit growth that is associated with the summation functions in the user configurable digital filters (see [Table](#page-21-2) 53 an[d Table 54\)](#page-21-3). [Figure 27](#page-14-9) illustrates how the primary (X_ACCL_OUT) and secondary (X_ACCL_LOW) registers combine to provide a digital result that supports up to 32 bits of digital resolution for linear acceleration along the x-axis.

Figure 27. 32-Bit Accelerometer Data Format

Table 24. X_ACCL_LOW (Base Address = 0x10) Read Only

Table 25. X_ACCL_OUT (Base Address = 0x12), Read Only

Table 26. Y_ACCL_LOW (Base Address = 0x14), Read Only Bits Description

Table 27. Y_ACCL_OUT (Base Address = 0x16), Read Only

Table 28. Z_ACCL_LOW (Base Address = 0x18), Read Only

Table 29. Z_ACCL_OUT (Base Address = 0x1A), Read Only

Figure 28. Inertial Sensor Definitions

[Table](#page-15-3) 30 provides seven examples of the digital data format when using only the primary registers for 16-bit measurements.

Many, if not all, applications do not require all 32 bits of digital resolution to preserve key sensor performance criteria. When truncating the data width to a lower number of bits, use the following formula to calculate the scale factor for the least significant bit:

$$
1 \text{LSB} = K_A \times \frac{1}{2^{N-16}}
$$

where *N* is the total number of bits.

For example, if the system uses two bits from the x_ACCL_LOW registers, the data width is18 bits and the LSB weight is equal to 0.0625 m*g*.

1 LSB = 0.25 mg
$$
\times \frac{1}{2^{18-16}}
$$

1 LSB = 0.25 mg $\times \frac{1}{4}$ = 0.0625 mg

[Table](#page-15-4) 31 provides seven examples of the digital data format when using the primary and secondary registers to produce an 18-bit number for the angular rate of rotation.

Table 31. Acceleration, 18-Bit Example

Delta Velocity Data

The delta velocity measurements (ΔV_{X} , ΔV_{Y} , ΔV_{X} i[n Figure](#page-14-7) 28) represent the change in velocity along each axis, during each data processing cycle. Three registers provide real-time access to these measurements, with each axis (x, y, z) having its own dedicated register. X_DELT_VEL (se[e Table 32\)](#page-15-0) is the output data register for the x-axis (ΔV_X i[n Figure](#page-14-7) 28), Y_ DELT_VEL (see [Table 33\)](#page-15-1) is the output data register for the y-axis (ΔV_Y in [Figure](#page-14-7) 28), and Z_DELT_VEL (see [Table 34\)](#page-15-2) is the output data register for the z-axis (ΔV_{Z} i[n Figure](#page-14-7) 28). The scale factors for these registers depend on the scale factor for the accelerometers (see [Table 25,](#page-14-4) $K_A = 0.25$ mg/sec/LSB), sample clock (f_{SAMPLE}) related to MSC_CTRL[3:2] (see [Table 50\)](#page-19-1), and the decimation rate settings (DEC_RATE, see [Table](#page-21-2) 53).

Table 33. Y_DELT_VEL (Base Address = 0x2C), Read Only

Table 34. Z_DELT_VEL (Base Address = 0x2E), Read Only

[Table 35](#page-15-5) illustrates the delta velocity data format with numerical examples when $MSC_CTRL[3:2] = 00$, $f_{SAMPLE} = 2048$ Hz and DEC_RATE = $0x0000$.

¹ MSC_CTRL[3:2] = 00, f_{SAMPLE} = 2048 Hz, and DEC_RATE = 0x0000.

[Table 36](#page-16-9) illustrates the delta velocity data format with numerical examples when $MSC_CTRL[3:2] = 01$, f_{SAMPLE} is 2000 Hz and DEC_RATE = $0x0009$.

Table 36. x_DELT_VEL Data Format, Example 2

 1 MSC_CTRL[3:2] = 01, f_{SAMPLE} = 2000 Hz, and DEC_RATE = 0x0009.

INTERNAL TEMPERATURE

The internal temperature measurement data loads into the TEMP_ OUT register (se[e Table 37\)](#page-16-3). [Table 38](#page-16-10) illustrates the temperature data format. Note that this temperature represents an internal temperature reading, which does not precisely represent external conditions. The intended use of TEMP_OUT is to monitor relative changes in temperature.

Table 37. TEMP_OUT (Base Address = 0x1E), Read Only

Table 38. Temperature, Twos Complement Format

PRODUCT IDENTIFICATION

The PROD_ID register contains the binary equivalent of 16,460 (see [Table](#page-16-4) 41). It provides a product specific variable for systems that need to track this in their system software. The LOT_ID1 and LOT ID2 registers, respectively, combine to provide a unique, 32-bit lot identification code (se[e Table 39](#page-16-6) an[d Table 40\)](#page-16-7).

The SERIAL_NUM register contains a binary number that represents the serial number on the device label (se[e Table 42\)](#page-16-8). The assigned serial numbers in SERIAL_NUM are lot specific.

Table 42. SERIAL_NUM (Base Address = 0x58), Read Only

STATUS/ERROR FLAGS

The DIAG_STAT register i[n Table 43](#page-16-5) contains various bits that serve as error flags for flash update, communication, overrange, self test, and memory integrity. Reading this register provides access to the status of each flag and resets all bits to zero for monitoring future operation. If the error condition remains, the error flag returns to 1 at the conclusion of the next sample cycle.

Table 43. DIAG_STAT (Base Address = 0x02), Read Only

Manual Flash Update

Setting GLOB_CMD[3] = 1 ($DIN = 0xBE08$, see [Table 44\)](#page-18-8) triggers a manual flash update (MFU) routine, which copies the user register settings into manual flash memory, which provides a nonvolatile backup that loads into the registers during the reset or power-on process. After this routine completes, DIAG_STAT[2] contains the pass/fail result. When this bit is set in an error state (equal to 1), trigger another MFU and check DIAG_STAT[2] again after the MFU completes. If this flag remains at zero, it indicates that the latest attempt was completed and that no further action is necessary. Persistence in this error flag can indicate a failure in the flash memory.

[ADIS16460](https://www.analog.com/ADIS16460?doc=ADIS16460.pdf) Data Sheet

SPI Communication Failure

This flag (DIAG_STAT[3]) indicates that the total number of SCLK pulses was not equal to an integer multiple of 16, while the chip select (CS) line was low. This flag can be an indication of communication failure; therefore, it can trigger a process of repeating previous commands or a validation of data integrity.

Sensor Overrange

This error flag (DIAG_STAT[4]) indicates that one of the inertial sensors has experienced a condition that exceeds its measurement range.

Self Test Failure

The DIAG_STAT[5] bit provides the result from the automated self test function, which is associated with GLOB_CMD[2] (see [Table 44\)](#page-18-8). When this bit is set in an error state (equal to 1), trigger

another automated self test (AST) and check DIAG_STAT[5] again after the AST completes. If this flag remains at zero, it indicates that the latest attempt was completed and that no further action is necessary. Persistence in this error flag can indicate a failure in one or more of the inertial sensors.

Flash Test Failure

DIAG_STAT[6] (see [Table 43\)](#page-16-5) contains the result of the memory test, which executes after setting $GLOB_CMD[4] = 1 (DIN =$ 0xBE10, se[e Table 44\)](#page-18-8).

Input Clock Sync Failure

This error flag ($DIAG_STAT[7] = 1$) indicates that the SYNC_ SCAL value is not appropriate for the frequency of the signal on the SYNC pin.

SYSTEM FUNCTIONS **GLOBAL COMMANDS**

The GLOB_CMD register provides trigger bits for a number of global commands. To start any of these routines, set the appropriate bit equal to 1 and then wait for the execution time (see [Table 44\)](#page-18-8) before initiating any further communication on the SPI port.

¹ DEC_RATE (se[e Table](#page-21-2) 53) and MSC_CTRL[3:2] (se[e Table 50\)](#page-19-1) establish this time.

SOFTWARE RESET

The GLOB_CMD register provides an opportunity to initiate a processor reset by setting $GLOB_CMD[7] = 1$ ($DIN = 0xBE80$).

FLASH MEMORY TEST

The factory configuration of th[e ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) includes performing a cyclical redundancy check (CRC), using the IEEE-802.3 CRC32 Ethernet standard method, on the program code and calibration memory banks. This process establishes signature values for these two memory banks and programs them into the following registers: CODE_SGNTR (see [Table 45\)](#page-18-12) and CAL_SGNTR (see [Table 46\)](#page-18-10).

Table 45. CODE_SGNTR (Base Address = 0x64), Read Only

Table 46. CAL_SNGTR (Base Address = 0x60), Read Only

The GLOB_CMD register provides an opportunity to initiate a flash memory test at any time by setting $GLOB_CMD[4] = 1$ (DIN = 0xBE10, see [Table 44\)](#page-18-8). This test performs the same CRC process on the program code and calibration memory banks and then writes the results into the following registers: CODE_CRC (see [Table 47\)](#page-18-14) and CAL_CRC (see [Table 48\)](#page-18-11). At the conclusion of this test, the pass/fail result loads into DIAG_STAT[6] (see [Table 43\)](#page-16-5), with the passing result ($DIAG_STAT[6] = 0$) requiring the following conditions:

- CODE_CRC = CODE_SNGTR
- CAL_CRC = CAL_SGNTR

Table 48. CAL_CRC (Base Address = 0x62), Read Only

MANUAL FLASH UPDATE

The GLOB_CMD register provides an opportunity to store user configuration values in nonvolatile flash by setting GLOB_ $\text{CMD}[3] = 1 \text{ (DIN} = 0 \text{xBE08}, \text{ also see Figure 24}).$ The FLASH CNT register (see [Table 49\)](#page-18-9) provides a running count of the number of flash updates to help users manage the endurance ratings (see [Table 1\)](#page-2-1). Note that initiating the commands in GLOB_ CMD[0] and GLOB_CMD[1] (se[e Table 44\)](#page-18-8) also includes a flash memory update, which results in an incremental count increase in the FLASH_CNT register.

Table 49. FLASH_CNT (Base Address = 0x00), Read Only

AUTOMATED SELF TEST

Each inertial sensor in th[e ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) has a self test function that applies an electrostatic force to its physical elements, which causes them to move in a manner that simulates their response to rotational (gyroscope) and linear (accelerometer) motion. This movement causes a predictable, observable response on the output of each sensor, which provides an opportunity to verify basic functionality of each sensor and their associated signal chain. The GLOB_CMD register provides an opportunity to initiate an automated process that uses this sensor level feature to verify that each sensor is in working order. Set $GLOB_CMD[2] = 1$ (DIN = 0xBE04, see [Table 44\)](#page-18-8) to trigger this AST function, which stops normal data production, exercises the self test function of each sensor, compares their responses to the range of normal responses, and then restores normal data sampling. After this routine completes, the DIAG_STAT[5] (see [Table 43\)](#page-16-5) contains the pass/fail result.

INPUT/OUTPUT CONFIGURATION

Th[e ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) provides two pins, SYNC and DR, that manage sampling and data collection (se[e Figure 5\)](#page-6-1). The MSC_CTRL register provides several bits for configuring these pins (see [Table 50\)](#page-19-1).

DATA READY (DR) PIN CONFIGURATION

The DR pin provides a data ready signal that indicates when new data is available in the output registers, which helps minimize processing latency and avoid data collision (see [Figure 5\)](#page-6-1)[. Figure 17](#page-9-2) shows an example, where this pin connects to an interrupt request (IRQ) pin on the system processor. Use MSC_CTRL[0] (see [Table 50\)](#page-19-1) to establish a polarity so that

[ADIS16460](https://www.analog.com/ADIS16460?doc=ADIS16460.pdf) Data Sheet

system level interrupt service routines (ISR) can trigger on the appropriate edge of this signal. For example, [Figure 4](#page-4-2) illustrates an example where $MSC_CTRL[0] = 1$, which works well with IRQ pins that trigger on the positive edge of a pulse. When DR is driving an IRQ pin that triggers on the negative edge of a signal, set $DIN = 0xB2C3$ (MSC_CTRL[7:0] = $0xC3$). This code also preserves the factory default configuration for the linear *g* compensation (MSC_CTRL[7]) and point of percussion (MSC_ CTRL[6]). Note that the data ready signal stops while the device executes the global commands associated with the GLOB_CMD register (se[e Table 44\)](#page-18-8).

SYNC PIN CONFIGURATION

MSC_CTRL[3:2] (see [Table 50\)](#page-19-1) provides user configurable controls for selecting one of four modes that the SYNC pin/ function (see [Figure 5\)](#page-6-1) supports: internal sample clock, external sync (direct sample control), precision input sync with data counter, and sample time indicator. MSC_CTRL[1] establishes the polarity for the active state of the SYNC pin, regardless of the mode it is operating in.

Sample Time Indicator

When $MSC_CTRL[3:2] = 11$ (see [Table 50\)](#page-19-1), the $ADIS16460$ sampled and processes data using its internal sample clock (2048 SPS) and the SYNC pin provides a pulsing signal, whose leading edge indicates the sample time of the inertial sensors. Set DIN = 0xB2CD to configure the [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) for this mode, while preserving the rest of the default settings in the MSC_CTRL register.

Precision Input Sync with Data Counter

When $MSC_CTRL[3:2] = 10$ (see [Table 50\)](#page-19-1), the update rate in the output registers is equal to the product of the input clock frequency (f_{SYNC}) and the scale factor (H_{SS}) in the SYNC_SCAL (see [Table 51\)](#page-19-3) register. This mode provides support for slower input clock references, such as the pulse per second (PPS) from some global positioning systems(GPS) or some video synchronizing signals. Set DIN = 0xB2C9 to configure the [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) for this mode, while preserving the rest of the default settings in the MSC_CTRL register. When in this mode, use the following formula to calculate the scale factor (Hss) value to write into the SYNC_SCAL register:

$$
H_{SS} = \text{floor}\left(\frac{32,768}{f_{SYNC}} - 1\right)
$$

For example, when using a 60 Hz video sync signal, set H_{SS} equal to 545 (SYNC_SCAL = $0x0221$) by setting DIN = $0xB421$ and 0xB502.

$$
H_{SS} = floor\left(\frac{32,768}{60} - 1\right) = floor(545.13333) = 545
$$

When using a 1 Hz PPS signal, the default value of this register (0x7FFF) supports this mode. If SYNC_SCAL does not have its default contents, set SYNC_SCAL = $0x7$ FFF by setting DIN = 0xB4FF and 0xB57F.

$$
H_{SS} = \text{floor}\left(\frac{32,768}{1} - 1\right) = \text{floor}(32,767) = 32,767
$$

Make sure to adhere to the following relationship when establishing the nominal value for fsync.

 $1945 \text{ Hz} \leq H_{SS} \times f_{STNC} \leq 2048$

When operating outside of this condition, the input control loop for the data sampling can lose its lock on the input frequency. $DIAG_STAT[7] = 1$ (see [Table 43\)](#page-16-5) provides an indication of this condition, where the input sync signal is no longer influencing the sample times.

When MSC_CTRL[3:2] = 10, the SMPL_CNTR register provides a total number of counts that occurs after each input clock pulse using a rate of 24576 Hz. The SMPL_CNTR register resets to 0x0000 with the leading edge of each sync input signal.

Table 52. SMPL_CNTR (Base Address = 0x1C), Read/Write

Bits	Description
[15:0]	Data counter for the number of samples since the last input clock pulse, binary format, $0x0000 = 0 \mu s$, 40.69 us/LSB, each input clock pulse resets this value to 0x0000

Data Sheet **[ADIS16460](https://www.analog.com/ADIS16460?doc=ADIS16460.pdf)**

Direct Sample Control

When MSC_CTRL[3:2] = 01 (see [Table 50\)](#page-19-1), the clock signal on the SYNC pin controls the update rate in the output registers.

Set DIN = 0xB2C5 to configure th[e ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) for this mode, while preserving the rest of the default settings in the MSC_CTRL register.

DIGITAL PROCESSING CONFIGURATION **GYROSCOPES/ACCELEROMETERS**

[Figure 30](#page-21-4) provides a diagram that describes the entire signal processing for the gyroscopes and accelerometers. When using the internal sample clock, (MSC_CTRL[3:2] = 00, see [Table 50\)](#page-19-1), the internal sampling system produces new data at a rate of 2048 SPS. The DEC_RATE register (see [Table](#page-21-2) 53) provides a user configurable input, which controls the decimation rate for the update rate in the output registers. For example, set $DEC_RATE = 0x0009$ ($DIN =$ $0xB609$, then $DIN = 0xB700$ to set the decimation factor to 10. This setting reduces the update rate to 204.8 SPS and affects the update rate in the gyroscope, accelerometer, and temperature output registers.

Digital Filtering

The FLTR_CTRL register (see [Table 54\)](#page-21-3) provides user controls for the digital low-pass filter. This filter contains two cascaded averaging filters that provide a Bartlett window, FIR filter response (see [Figure 29\)](#page-21-5). For example, set FLTR_CTRL[2:0] = 100 (DIN = 0xB804) to set each stage to 16 taps. When used with the default sample rate of 2048 SPS and zero decimation DEC_RATE = 0x00), this value reduces the sensor bandwidth to approximately 41 Hz.

Figure 29. Bartlett Window, FIR Filter Frequency Response (Phase Delay = N Samples)

Figure 30. Sensor Sampling and Frequency Response Block Diagram

CALIBRATION

The mechanical structure and assembly process of th[e ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) provide excellent position and alignment stability for each sensor, even after subjected to temperature cycles, shock, vibration, and other environmental conditions. The factory calibration includes a dynamic characterization of each gyroscope and accelerometer over temperature, and generates sensor specific correction formulas.

GYROSCOPES

The X_GYRO_OFF (se[e Table 55\)](#page-22-3), Y_GYRO_OFF (se[e Table 56\)](#page-22-4), and Z_GYRO_OFF (se[e Table 57\)](#page-22-5) registers provide userprogrammable bias adjustment function for the x-axis, y-axis, and z-axis gyroscopes, respectively. [Figure 31](#page-22-9) illustrates that the bias correction factors in each of these registers has a direct impact on the data in output registers of each sensor.

Figure 31. User Calibration, Gyroscopes, and Accelerometers

Table 55. X_GYRO_OFF (Base Address = 0x40), Read/Write

Table 56. Y_GYRO_OFF (Base Address = 0x42), Read/Write

Table 57. Z_GYRO_OFF (Base Address = 0x44), Read/Write

Gyroscope Bias Error Estimation

Any system level calibration function must start with an estimate of the bias errors. Estimating the bias error typically involves collecting and averaging a time record of gyroscope data while the [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) is operating through static inertial conditions. The length of the time record associated with this estimate depends on the accuracy goals. The Allan Variance relationship (see [Figure 7\)](#page-7-1) provides a trade-off relationship between the averaging time and the expected accuracy of a bias measurement. Vibration, thermal gradients, and power supply instability can influence the accuracy of this process.

Gyroscope Bias Correction Factors

When the bias estimate is complete, multiply the estimate by −1 to change its polarity, convert it into digital format for the offset correction registers (se[e Table 55,](#page-22-3) [Table 56,](#page-22-4) an[d Table 57\)](#page-22-5), and write the correction factors to the correction registers. For

example, lower the x-axis bias by 10 LSB (0.00625°/sec) by setting X_GYRO_OFF = $0xFFF6$ (DIN = $0xC1FF$, 0xC0F6).

Single Command Bias Correction

Setting GLOB $\text{CMD}[0] = 1$ (DIN = 0xBE01, see [Table 44\)](#page-18-8) causes th[e ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) to automatically load the X_GYRO_OFF, Y_GRYO_OFF, and Z_GYRO_OFF registers with the values from a backward looking, continuous bias estimator (CBE). The record length/time for the CBE is associated with the FLTR_CTRL[10:8] bits (see [Table 54\)](#page-21-3). The accuracy of this estimate relies on ensuring no rotational motion during the estimation time in FLTR_CTRL[10:8].

ACCELEROMETERS

The X_ACCL_OFF (se[e Table 58\)](#page-22-6), Y_ACCL_OFF (se[e Table 59\)](#page-22-7), and Z_ACCL_OFF (see [Table 60\)](#page-22-8) registers provide user programmable bias adjustment function for the x-axis, y-axis, and z-axis accelerometers, respectively. [Figure 31](#page-22-9) illustrates that the bias correction factors in each of these registers has a direct impact on the data in each sensor's output registers.

Table 58. X_ACCL_OFF (Base Address = 0x46), Read/Write

Accelerometer Bias Error Estimation

Under static conditions, orient each accelerometer in positions where the response to gravity is predictable. A common approach is to measure the response of each accelerometer when they are oriented in peak response positions, that is, where ±1 *g* is the ideal measurement position. Next, average the +1 *g* and −1 *g* accelerometer measurements together to estimate the residual bias error. Using more points in the rotation can improve the accuracy of the response.

Accelerometer Bias Correction Factors

When the bias estimate is complete, multiply the estimate by −1 to change its polarity, convert it to the digital format for the offset correction registers (se[e Table 58,](#page-22-6) [Table 59,](#page-22-7) o[r Table 60\)](#page-22-8), and write the correction factors to the correction registers. For example, lower the y-axis bias by 12 LSB (0.375 m*g*) by setting Y_ACCL_OFF = $0x$ FFF4 (DIN = $0x$ C7FF, $0x$ C6F4).

[ADIS16460](https://www.analog.com/ADIS16460?doc=ADIS16460.pdf) Data Sheet

Point of Percussion Alignment

Set MSC_CTRL $[6] = 1$ (DIN = 0xB2C1, see [Table 50\)](#page-19-1) to enable this feature and maintain the factory default settings for the DR and SYNC pins. This feature performs a point of percussion translation to the point identified in [Figure 32.](#page-23-1) See [Table 50](#page-19-1) for more information on MSC_CTRL.

RESTORING FACTORY CALIBRATION

Set GLOB_CMD $[1] = 1$ (DIN = 0xBE02, see [Table 44\)](#page-18-8) to execute the factory calibration restore function, which resets the gyroscope and accelerometer offset registers to 0x0000 and all sensor data to 0. This process concludes by automatically updating the flash memory and then returns to normal data sampling and processing.

Data Sheet **[ADIS16460](https://www.analog.com/ADIS16460?doc=ADIS16460.pdf)**

APPLICATIONS INFORMATION **MOUNTING TIPS**

The [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) package supports installation onto a printed circuit board (PCB) or rigid enclosure, using three M2 or 2-56 machine screws, using a torque that is between 20 inch ounces and 40 inch ounces. When designing a mechanical interface for the [ADIS16460,](https://www.analog.com/adis16460?doc=adis16460.pdf) avoid placing unnecessary translational stress on the electrical connector because it can influence the bias repeatability behaviors of the inertial sensors. When the same PCB also has the mating connector, the use of passthrough holes for the mounting screws may be required. [Figure 33](#page-24-4) shows a detailed view of the PCB pad design when using one of the connector variants in the CLM-107-02 family.

POWER SUPPLY CONSIDERATIONS

During startup, the internal power conversion system starts drawing current when VDD reaches 1.6 V. The internal processor begins initializing when VDD is equal to 2.35 V. After the processor starts, VDD must reach 2.7 V within 128 ms. Also, make sure that the power supply drops below 1.6 V to ensure that the internal processor shuts down. Use at least 10 µF of capacitance across VDD and GND. Best results come from using high quality, multilayer ceramic capacitors, located as close to the [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) connector as is practical. Using this capacitor supports optimal noise performance in the sensors.

BREAKOUT BOARD

The [ADIS16IMU4/PCBZ](https://www.analog.com/eval-adis16IMU4?doc=adis16460.pdf) breakout board provides a ribbon cable interface for simple connection to an embedded processor development system. [Figure 34](#page-24-5) shows the electrical schematic, an[d Figure 35](#page-24-6) shows a top view for this breakout board. J2 mates directly to the electrical connector on th[e ADIS16460,](https://www.analog.com/adis16460?doc=adis16460.pdf) and J1 easily mates to a 1 mm ribbon cable system.

Figure 34[. ADIS16IMU4/PCBZ](https://www.analog.com/eval-adis16IMU4?doc=adis16460.pdf) Electrical Schematic

Figure 36[. ADIS16IMU4/PCBZ](https://www.analog.com/eval-adis16IMU4?doc=adis16460.pdf) J1 Pin Assignments

DR 13 14 SYNC NC 15 16 NC

13390-029

PC-BASED EVALUATION TOOLS

The [ADIS16IMU4/PCBZ](https://www.analog.com/eval-adis16IMU4?doc=adis16460.pdf) provides a simple way to connect the [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) to the [EVAL-ADIS](https://www.analog.com/EVAL-ADIS?doc=adis16460.pdf) evaluation system, which provides a PC-based method for evaluation of basic function and performance. For more information, visit the following wiki guide: [ADIS1646X/AD24000 Evaluation on a PC.](https://www.analog.com/wiki/adis1646x?doc=adis16460.pdf)

Estimating the Number of Relevant Bits

The primary output data registers provide 16 bits of resolution for each of the inertial sensors, which is sufficient for preserving key sensor behaviors when the internal filters are not in use and when collecting every sample that the [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) loads into its output registers. For systems that use the internal filtering, the secondary output data registers capture the bit growth that comes from the accumulation functions in these filters. The magnitude of this bit growth depends on the settings in both of these registers. Use the variable settings (D in [Table](#page-21-2) 53, B i[n Table 54\)](#page-21-3) and the following formula to calculate the total number of summation functions (NS), along with the associated bit growth in the data path (N_{BG}) :

 $NS = D + 2^B$

 $N_{BC} = \sqrt{NS}$

For example, if $B = 5$ and $D = 4$, the bit growth in the internal data path is six bits, which means that only the upper six bits of each secondary register (X_GYRO_LOW[15:10], for example) have relevance.

$$
NS = D + 2^B = 4 + 2^5 = 36
$$
 samples
 $N_{BG} = \sqrt{NS} = \sqrt{36} = 6$ bits

The stability performance of each sensor is worth consideration as well, when determining the number of bits to carry throughout the data path in a system processor. For example, preserving the six most significant bits in the secondary registers for the gyroscopes provides a digital resolution of 0.000078125°/sec, or $\sim 0.28^{\circ}/$ hour, which is significantly lower than the in-run bias stability of the [ADIS16460](https://www.analog.com/adis16460?doc=adis16460.pdf) gyroscopes.

X-RAY SENSITIVITY

Exposure to high dose rate X-rays, such as those in production systems that inspect solder joints in electronic assemblies, may affect accelerometer bias errors. For optimal performance, avoid exposing th[e ADIS16460](https://www.analog.com/ADIS16460?doc=ADIS16460.pdf) to this type of inspection.