

Automotive Audio Bus (A²B) Transceiver

[AD2420](https://www.analog.com/AD2420)[/AD2426/](https://www.analog.com/AD2426)[AD2427/](https://www.analog.com/AD2427)[AD2428](https://www.analog.com/AD2428)[/AD2429](https://www.analog.com/AD2429)

A2 B BUS FEATURES

Line topology

- **Single main node, multiple subordinate nodes Up to 15 m between nodes and up to 40 m overall cable length (see [Table 9](#page-16-0)) Communication over distance Synchronous data Multichannel I2 S/TDM to I2 S/TDM Synchronous clock, phase aligned in all nodes Low latency node to node communication Control and status information I2 C to I² C GPIO and interrupt Bus power or local power subordinate nodes Configurable with SigmaStudio/SigmaStudio+ graphical software tool**
- **AEC-Q100 qualified for automotive applications**

A2 B TRANSCEIVER FEATURES

Configurable A2 B bus main node or subordinate node Programmable via I2 C interface 8-bit to 32-bit multichannel I² S/TDM interface Programmable I² S/TDM data rate Up to 32 upstream and 32 downstream channels PDM interface Programmable PDM clock rate Up to 4 high dynamic range microphone inputs Simultaneous reception of I²S data with up to 4 PDM **microphones Unique ID register for each transceiver Crossover or straight-through cabling Programmable settings to optimize EMC performance APPLICATIONS Audio communication link**

-
- **Microphone arrays**
	- **Beamforming**
- **Hands free and in car communication**
- **Active and road noise cancellation**
- **Audio/video conferencing systems**

Figure 1. Functional Block Diagram

 $\rm A^2B$ and the $\rm A^2B$ logo are registered trademarks of Analog Devices, Inc.

**Rev. D [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD2420-AD2426-AD2427-AD2428-AD2429.pdf&product=AD2420%20AD2426%20AD2427%20AD2428%20AD2429&rev=D

)**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. Tel: 781.935.5565 ©2022 Analog Devices, Inc. All rights reserved. [Technical Support](https://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

5/2022—Rev. C to Rev. D

Analog Devices is in the process of updating documentation to provide terminology and language that is culturally appropriate. This is a process with a wide scope and will be phased in as quickly as possible. Thank you for your patience.

GENERAL DESCRIPTION

The Automotive Audio Bus (A^2B^{\circledast}) provides a multichannel, I²S/TDM link over distances of up to 15 m between nodes. It embeds bidirectional synchronous pulse-code modulation (PCM) data (for example, digital audio), clock, and synchronization signals onto a single differential wire pair. $\mathrm{A}^{2}\mathrm{B}$ supports a direct point to point connection and allows multiple, daisychained nodes at different locations to contribute and/or consume time division multiplexed (TDM) channel content.

 $A²B$ is a single main node, multiple subordinate node system where the transceiver at the host controller is the main node. The main node generates clock, synchronization, and framing for all subordinate nodes. The main $\mathrm{A}^{2}\mathrm{B}$ transceiver is programmable over a control port $(I²C)$ for configuration and read back. An extension of the control port protocol is embedded in the

 $A²B$ data stream, which allows direct access of registers and status information on subordinate transceivers, as well as I^2C to I 2 C communication over distance.

The transceiver can connect directly to general-purpose digital signal processors (DSPs), field-programmable gate arrays (FPGAs), application specific integrated circuits (ASICs), microphones, analog-to-digital converters (ADCs), digital-toanalog converters (DACs), and codecs through a multichannel I²S/TDM interface. It also provides a pulse density modulation (PDM) interface for direct connection of up to four PDM digital microphones.

Finally, the transceiver also supports an A^2B bus powering feature, where the main node supplies voltage and current to the subordinate nodes over the same daisy-chained, twisted pair wire cable as used for the communication link.

Table 1. Product Comparison Guide

 1 N/A means not applicable.

² PDM microphones must be connected to the DRX0/IO5 pin.

A2 B BUS DETAILS

[Figure 2](#page-3-1) shows a single main node, multiple subordinate node $A²B$ communications system with the main transceiver controlled by the host. The host generates a periodic synchronization signal on the I^2S/TDM interface at a fixed frequency (typically 48 kHz) to which all A^2B nodes synchronize.

Communications along the A^2B bus occur in periodic superframes. The superframe frequency is the same as the synchronization signal frequency, and data is transferred at a bit rate that is 1024 times faster (typically 49.152 MHz). Each superframe is divided into periods of downstream transmission, upstream transmission, and no transmission (where the bus is not driven). Data is exchanged over the A^2B bus in up to 32 equal width slots for both upstream and downstream transmissions.

The A^2B bus also communicates the following control and status information between nodes:

- I²C to I²C communication
- General-purpose input/output (GPIO)
- Interrupts

Figure 2. Communication System Block Diagram

In [Figure 3,](#page-4-2) a superframe is shown with an initial period of downstream transmission and a later period of upstream transmission.

All signals on the A^2B bus are line coded, and the main node forwards the synchronization signal downstream from the main transceiver to the last subordinate node transceiver in the form of a synchronization preamble. This preamble is followed by control data to build a synchronization control frame (SCF).

Downstream, TDM synchronous data is added directly after the control frame. Every subordinate node can consume some of the downstream data and add data for downstream nodes. The last subordinate node transceiver responds after the response time with a synchronization response frame (SRF). Upstream synchronous data is added by each node directly after the response frame. Each node can also consume and/or contribute upstream data.

The embedded control and response frames allow the host to individually address each subordinate transceiver in the system. The host also enables access to remote peripheral devices that are connected to the subordinate transceivers via the I²C port for I^2C to I^2C communication over distance between multiple nodes.

All nodes in an A^2B system are sampled synchronously in the same A^2B superframe. Synchronous I²S/TDM downstream data from the main node arrives at all subordinate nodes in the same $A²B$ superframe, and the upstream audio data of every node arrives synchronously in the same I^2S/TDM frame at the main node. The remaining audio phase differences between subordinate nodes can be compensated for by register-programmable fine adjustment of the SYNC pin signal delay.

There is a sample delay incurred for data moving between the $A²B$ bus and the I²S/TDM interfaces because data is received and transmitted over the I²S/TDM every sample period (typically 48 kHz). This timing relationship between samples over the A^2B bus is shown in [Figure 4](#page-4-3).

Note in [Figure 4](#page-4-3), both downstream and upstream samples are named for the frame where they enter the A^2B system as follows:

- Data transmitted by the main node transceiver in Superframe M creates Downstream Data M.
- Data transmitted by the subordinate node transceivers in Superframe N creates Upstream Data N.
- Data received over the I²S/TDM interface by the A^2B transceiver is transmitted over the A^2B bus in the next superframe.
- Data on the A^2B bus is transmitted over the I^2S/TDM interface of an A^2B transceiver in the next superframe.
- Data transmitted across the A^2B bus (main to subordinate or subordinate to main) has two frames of latency plus any internal delay that has accumulated in the transceivers as well as delays due to wire length. Therefore, overall latency is slightly over two samples (<50 μs at 48 kHz sample periods) from the I^2S/TDM interface in one A^2B transceiver to the I²S/TDM interface of another A^2B transceiver.

To support and extend the A^2B bus functions and performance, the transceivers have additional features, as described in the following sections.

MAIN NODE

Figure 4. A²B Bus Synchronous Data Exchange

I 2 C INTERFACE

The I²C interface in the transceiver provides access to the internal registers. Operation is not guaranteed above the $V_{I2C-VBUS}$ specification. The I^2C interface has the following features:

- Slave functionality in the A^2B main node
- Master or slave functionality in the A^2B subordinate node
- Multimaster support in the A^2B subordinate node
- 100 kbps or 400 kbps rate operation
- 7-bit addressing
- Single-word and burst mode read and write operations
- Clock stretching

All transceivers can be accessed by a locally connected processor using the 7-bit I^2C device address (BASE_ADDR) established by the logic levels applied to the ADR2/IO2 and ADR1/IO1 pins at power-on reset, thus providing for up to four $\mathrm{A}^2\mathrm{B}$ devices connecting to the same I^2C bus. A subordinate configured transceiver recognizes only this I^2C device address. A main configured transceiver, however, also recognizes a second $I²C$ device address (BUS_ADDR) for remote access to subordinate nodes over the A^2B bus. The least significant bit (LSB) of the 7-bit device address determines whether an I^2C data exchange uses the BASE_ADDR (Bit $0 = 0$) to access the transceiver, or

BUS ADDR (Bit $0 = 1$) to access a bus node subordinate trans[ceiver through a main configured AD2428/AD2429 transceiver.](https://www.analog.com/media/en/technical-documentation/user-guides/AD242x_TRM_Rev1.1.pdf) [See the A](https://www.analog.com/media/en/technical-documentation/user-guides/AD242x_TRM_Rev1.1.pdf)D2420/6/7/8/9 Automotive Audio Bus $(A²B)$ Transceiver Technical Reference for details.

I 2 S/TDM INTERFACE

The I²S/TDM serial port operates in full-duplex mode, where both the transmitter and receiver operate simultaneously using the same critical timing bit clock (BCLK) and synchronization (SYNC) pins. A^2B subordinate transceivers generate the timing signals on the BCLK and SYNC output pins. A^2B main transceivers use the same BCLK and SYNC pins as inputs, which are driven by the host device. The I²S/TDM port includes the following features:

- Programmable clock and frame sync timing and polarity
- Numerous TDM operating modes
- 16- or 32-bit data width
- Simultaneous operation with PDM port
- Single- or dual-pin input/output (I/O)

I 2 S Reduced Rate

Subordinate transceivers can run the $I^2S/TDM/PDM$ interface at a reduced rate frequency, with respect to the superframe rate. The reduced rate frequency is derived by dividing the superframe rate from a programmable set of values. Different subordinate nodes can be configured to run at different reduced I 2 S/TDM rates.

The transceiver provides an option for a processor to track the full rate audio frame, which contains new reduced rate samples. The IO7 pin can be used as a strobe, and the direction can be configured as an input or output.

PULSE DENSITY MODULATION (PDM) INTERFACE

The PDM block on the transceiver converts a PDM input stream into pulse code modulated (PCM) data to be sent over the A^2B bus and/or out to the local node through the I^2S/TDM port. It supports high dynamic range microphones with high signal-to-noise ratio (SNR) and extended maximum sound pressure level (SPL). The PDM interface supports 12 kHz and 24 kHz frame rates in addition to a 48 kHz frame rate and can be used on both main and subordinate transceivers.

Even lower PDM sampling rates (for example, down to 375 Hz) are possible in combination with the reduced rate feature of the transceiver. The cutoff frequency of the high-pass filter in the transceiver PDM block is fixed to 1 Hz.

BCLK can be used to clock PDM microphones on a subordinate node, but if PDMCLK/IO7 is used instead, the BCLK frequency can be set to a different frequency using the $I²S/TDM$ registers. In this case, PDMCLK/IO7 is used as the PDM clock (PDM-CLK) to capture PDM input on DRX0/DRX1. The clock rate from PDMCLK is 64× the SYNC frequency.

On a main node, BCLK is always an input, so the clock to PDM microphones that are attached to a main node typically comes from PDMCLK/IO7. It is possible to use BCLK to drive the PDM clock inputs on a main node, but this restricts the possible TDM settings because BCLK is required to fall within the $\rm f_{\rm BCLK}$ specification in [Table 4](#page-11-3).

BCLK and PDMCLK/IO7 can also be used concurrently to clock PDM microphones at the same frequency and phase alignment, but with opposite polarity. Additionally, a register setting selects whether rising edge data or falling edge data is sampled first.

GPIO OVER DISTANCE

The transceiver supports general-purpose input/output (GPIO) between multiple nodes without host intervention after initial programming. The host is required only for initial setup of the GPIO bus ports. I/O pins of different nodes can be logically OR or AND gate combined.

MAILBOXES

The transceiver supports interrupt driven, bidirectional message exchange between the local processor at different subordinate nodes and the host processor connected to the main node transceiver in two dedicated mailboxes per

subordinate node. The mailboxes can be used to customize handshaking among numerous nodes in a system to coordinate system events, such as synchronizing audio.

DATA SLOT EXCHANGE BETWEEN SUBORDINATES

Using the DTX0 and DTX1 pins, subordinate transceivers can selectively output upstream or downstream data that originates from other nodes without the need for data slots to be routed through the main node. Receive data channels can be skipped based on a programmable offset, when the data is presented as upstream or downstream slots to the A^2B bus.

CLOCK SUSTAIN STATE

In the clock sustain state, audio signals of locally powered subordinate nodes are attenuated in the event of lost bus communication. When the bus loses communication and a reliable clock cannot be recovered by the subordinate node, the subordinate node transceiver enters the sustain state and, if enabled, signals this event to a GPIO pin.

In the clock sustain state, the phase-locked loop (PLL) of the subordinate node transceiver continues to run for 1024 SYNC periods, while attenuating the I^2S DTX0 to DTX1 data. After the 1024 SYNC periods, the subordinate node transceiver resets and reenters the power-up state.

PROGRAMMABLE SETTINGS TO OPTIMIZE EMC PERFORMANCE

The following programmable features can be used to improve electromagnetic compatibility (EMC) performance.

Programmable LVDS Transmit Levels

The low voltage differential signal (LVDS) transmitter can be set to transmit the signal at high, medium, or low levels. Higher transmit levels yield greater immunity to EMI, whereas lower transmit levels can reduce emissions from the twisted-pair cables that link A^2B bus nodes together. The improved LVDS receiver (compared to other members of the AD242x family) maintains robust operation when transmit levels are lowered.

Spread-Spectrum Clocking

Spread-spectrum clocking can be used to reduce narrow-band emissions on a printed circuit board (PCB). Spread-spectrum clocking is disabled on the transceiver by default, but spreadspectrum clocking for all internal clocks can be enabled during discovery by a register write.

If spread-spectrum clocking support is enabled for the internal clocks, it can also be enabled for both the I^2S interface and the programmed CLKOUTs. Enabling spread-spectrum clocking for internal clocks, CLKOUTs, and the I^2S interface may reduce narrow-band emissions by several dB on a particular node. When spread-spectrum clocking is enabled on a clock output, the time interval error (TIE) jitter on that clock increases.

Unique ID

Each transceiver contains a unique ID, which can be read from registers using software.

Support for Crossover or Straight Through Cabling

Straight through cables can be supported by swapping the dc coupling at the B-side connector.

Data Only and Power Only Bus Operation

The A^2B bus can be operated without closing the PMOS switch to send a dc bias downstream. Conversely, a dc bias can also be sent downstream without the presence of data. These features are available for debug purposes only.

SPECIFICATIONS

Specifications are subject to change without notice. For information about product specifications, contact your Analog Devices, Inc. representative.

OPERATING CONDITIONS

All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.

1Applies to PDMCLK/IO7, BCLK, SYNC, DTX0/IO3, DTX1/IO4, DRX0/IO5, DRX1/IO6, ADR1/IO1, ADR2/IO2, IRQ/IO0 pins.

² Applies to SDA and SCL pins.

³ Automotive application use profile only. Not supported for nonautomotive use. Contact Analog Devices for more information.

ELECTRICAL CHARACTERISTICS

All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.

¹ Main node and last subordinate node only consume half the transceiver current because only one of the two TRX blocks is used.

 2 In a bus powered system, $I_{\rm VOUT}$ has a direct impact on $I_{\rm VSSN}$ and $V_{\rm VIN}$ in other nodes. For more information, see the [Power Analysis](#page-27-0) section.

 3 Consider the package thermal limits when dissipating current above typical limits. For more information, see the [Thermal Characteristics](#page-19-1) section.

 4 Must comply with $\rm I_{VOUT1}$ and $\rm I_{VOUT2}$ maximum.

5Applies to SDA and SCL pins.

⁶Applies to BCLK, SYNC, DTX0/IO3, DTX1/IO4, DRX0/IO5, DRX1/IO6, ADR1/IO1, ADR2/IO2, IRQ/IO0, PDMCLK/IO7 pins.

 7 The minimum I_{OL} current is lower than the I²C specification because the SDA and SCL pins are designed for a limited number of I²C attached target devices.

Table 2. Differential Input/Output

POWER SUPPLY REJECTION RATIO (PSRR)

Typical PSRR at $T_J = 40^{\circ}$ C with load capacitance $C_{\text{LOAD}} = 4.7 \,\mu\text{F} || 100 \,\text{nF}.$

Figure 5. VOUT1 PSRR, $I_{VOUT1} = 10$ mA

Figure 6. VOUT1 PSRR, $I_{VOUT1} = 40$ mA

Figure 7. VOUT2 PSRR, $I_{VOUT2} = 10 \text{ mA}$

Figure 8. VOUT2 PSRR, $I_{VOUT2} = 50$ mA

TIMING SPECIFICATIONS

All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.

Table 3. Clock and Reset Timing

 $^{\rm 1}$ Only consecutive missed SYNC or SCF transitions for the specified duration result in a reset.

Table 4. Pulse Density Modulation (PDM) Microphone Input Timing

Figure 9. PDM Timing

Table 5. GPIO Timing

Table 6. I² C Port Timing

Figure 10. PC Port Timing

Table 7. I² S Timing

¹ Referenced to sample edge.

 2 The DTX1 pin can be configured as an I 2 S/TDM DRX pin using the I2SGCFG register.

³ Referenced to drive edge.

⁴ The DTXn pins can be tristated using the I2STXOFFSET register.

⁵ When V_{IOVDD} = 3.3 V, the setup and hold timing at the 50 MHz maximum bit clock rate can be violated when interfacing with other I²S devices. The timing violations are seen when the A²B subordinate node is receiv

Figure 11. P²S Slave (A²B Main Node) Timing

Figure 12. I²S Master (A²B Subordinate Node) Timing

Figure 13. PS Slave (A²B Main Node) Enable and Three-State Timing

POWER-UP SEQUENCING RESTRICTIONS

When externally supplied, V_{DVDD} and V_{IOVDD} must reach at least 90% of specification before V_{VIN} begins ramping.

To avoid damage to input pins and to ensure correct sampling of the ADR1/ADR2 pins at startup, V_{IOVDD} must be within specification before input signals are driven by external devices.

Table 8. Power-Up Timing

Figure 14. Power-Up Sequencing Timing with Externally Supplied V_{DVDD} and V_{IOVDD}

A2 B BUS SYSTEM SPECIFICATION

Table 9. A² B System Specifications

 $¹$ See the AD2420/6/7/8/9 Automotive Audio Bus (A²B) Transceiver Technical Reference for more information.</sup>

RMS Time Interval Error (TIE) Jitter

Clocks in an A^2B system are passed from the main node to Subordinate Node 0, from Subordinate Node 0 to Subordinate Node 1, and so on. Each transceiver adds self jitter to the incoming jitter, which results in jitter growth from the main node to the nth subordinate node. [Table 10](#page-17-2) illustrates typical rms TIE jitter growth.

Table 10. SYNC Output RMS TIE Jitter at Each Subordinate Node

PDM TYPICAL PERFORMANCE CHARACTERISTICS

[Figure 15](#page-17-1) through [Figure 19](#page-18-1) and [Table 11](#page-18-0) describe typical PDM performance characteristics.

Figure 15. PDM FFT, $f_{SYNCM} = 48$ kHz, -60 dBFS Input

Figure 16. PDM Frequency Response, $f_{\text{SYNCM}} = 48$ kHz

Figure 18. PDM Total Harmonic Distortion + Noise (THD + N) vs. Normalized Frequency (Relative to f_{SYNCM}), f_{SYNCM} = 48 kHz

Figure 19. PDM Out of Band Frequency Response ($f_{SYNCM} = 48$ kHz)

¹ The PDM start-up time is the time for the filters to settle after the PDM block is enabled. It is the time to wait before data is guaranteed to meet the specified performance.

ABSOLUTE MAXIMUM RATINGS

Stresses at or above those listed in [Table 12](#page-19-3) can cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 12. Absolute Maximum Ratings

¹ Applies to BCLK, SYNC, DTX0/IO3, DTX1/DRX1/IO4, DRX0/IO5, DRX1/IO6, IRQ/IO0, ADR1/IO1, ADR2/IO2, PDMCLK/IO7.

² Only applies when the related power supply ($V_{\rm IOVDD}$) is within specification. When the power supply is below specification, the range is the voltage being applied to that power domain \pm 0.2 V.

 3 Applies when nominal V_{IOVDD} is 3.3 V.

⁵ Applies to SCL and SDA.

 6 CON1-A and CON1-B are connectors.

⁷ For more information, see the following description and [Table 13](#page-19-4).

Permanent damage can occur if the digital pin output current per pin group value is exceeded. For example, if three pins from Group 2 in [Table 13](#page-19-4) are sourcing or sinking 2 mA each, the total current for those pins is 6 mA. Up to 9 mA can be sourced or sunk by the remaining pins in the group without damaging the device.

Table 13. Total Current Pin Groups

THERMAL CHARACTERISTICS

The JESD51 package thermal characteristics in this section are provided for package comparison and estimation purposes only. They are not intended for accurate system temperature calculation. System thermal simulation is required for accurate temperature analysis that accounts for all specific 3D system design features, including, but not limited to other heat sources, use of heat sinks, and the system enclosure. Contact Analog Devices for package thermal models that are intended for use with thermal simulation tools.

To determine the junction temperature on the application printed circuit board (PCB), use the following equations:

$$
T_J=T_{CASE}+\varPsi_{JT}\times P_D
$$

where:

 T_I = junction temperature (°C). T_{CASE} = case temperature (°C) measured by customer at top center of package. Ψ_{IT} = values in [Table 14.](#page-20-4) P_D = power dissipation.

Values of θ_{IA} are provided for package comparison and PCB design considerations. Use θ_{IA} for a first-order approximation of T_I by the following equation:

$$
T_J=T_A+\,\theta_{JA}\times P_D
$$

where T_A = ambient temperature ($\rm ^oC$).

Values of θ _{JC} are provided for package comparison and PCB design considerations when an external heat sink is required.

Values of θ_{IB} are provided for package comparison and PCB design considerations.

Thermal characteristics of the LFCSP_SS package are shown in [Table 14.](#page-20-4) See JESD51-13 for detailed parameter definitions. The junction to board measurement complies with JESD51-8. The junction to case measurement complies with MIL-STD-883 (Method 1012.1). All measurements use a 2S2P JEDEC test board.

 4 Applies when nominal $\rm V_{IOVDD}$ is 1.8 V.

Table 14. Thermal Characteristics

The 32-lead LFCSP_SS package requires thermal trace squares and thermal vias to an embedded ground plane in the PCB. The exposed paddle must connect to ground for proper operation to data sheet specifications. Refer to JEDEC standard JESD51-5 for more information.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TEST CIRCUITS AND SWITCHING CHARACTERISTICS

[Figure 20](#page-20-3) shows a line driver voltage measurement circuit of the differential line driver and receiver AP/AN and BP/BN pins.

Figure 20. Differential Line Driver Voltage Measurement

OUTPUT DRIVE CURRENTS

[Figure 21](#page-20-5) through [Figure 26](#page-21-1) show typical current voltage characteristics for the output drivers of the transceiver. The curves represent the current drive capability of the output drivers as a function of output voltage. Drive Strength 0 is DS0, Drive Strength 1 is DS1, controlled via the PINCFG register.

Note the following:

- \bullet I²C pins only support high drive strength (DS1).
- Digital I/Os include BCLK, SYNC, IRQ/IO0, ADR1/IO1, ADR2/IO2, DTX0/IO3, DTX1/IO4, DRX0/IO5, DRX1/IO6, PDMCLK/IO7 pins.

Figure 21. Digital I/O Drivers (DS0, 1.8 V IOVDD)

Figure 22. Digital I/O Drivers (DS0, 3.3 V IOVDD)

Figure 23. P²C Drivers (1.8 V IOVDD)

Figure 24. P²C Drivers (3.3 V IOVDD)

Figure 25. Digital I/O Drivers (DS1, 1.8 V IOVDD)

Figure 26. Digital I/O Drivers (DS1, 3.3 V IOVDD)

TEST CONDITIONS

All timing parameters in this data sheet were measured under the conditions described in this section. [Figure 27](#page-21-2) shows the measurement point for ac measurements (except output enable/disable). The measurement point, V_{MEAS} , is $V_{IOVDD}/2$ for V_{IOVDD} (nominal) = 3.3 V.

Figure 27. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

Output Enable Time Measurement

Output pins are considered enabled when they make a transition from a high impedance state to the point when they start driving.

The output enable time, $t_{\rm ENA}$, is the interval from the point when a reference signal reaches a high or low voltage level to the point when the output starts driving, as shown on the right side of [Figure 28.](#page-21-3) If multiple pins are enabled, the measurement value is that of the first pin to start driving.

Figure 28. Output Enable/Disable

Output Disable Time Measurement

Output pins are considered disabled when they stop driving, enter a high impedance state, and start to decay from the output high or low voltage. The output disable time, t_{DIS}, is the interval from when a reference signal reaches a high or low voltage level to the point when the output stops driving, as shown on the left side of [Figure 28.](#page-21-3)

Capacitive Loading

Output delays and holds are based on standard capacitive loads of an average of 6 pF on all pins (see [Figure 29](#page-22-1)). V_{LOAD} is equal to $V_{IOVDD}/2$. [Figure 30](#page-22-2) through [Figure 33](#page-22-3) show how output rise time varies with capacitance. The delay and hold specifications given must be derated by a factor derived from these figures. The graphs in [Figure 30](#page-22-2) through [Figure 33](#page-22-3) cannot be linear outside the ranges shown.

NOTES:

THE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED FOR THE OUTPUT TIMING ANALYSIS TO REFLECT THE TRANSMISSION LINE EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD) IS FOR LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.

ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN SYSTEM REQUIREMENT. IF NECESSARY, THE SYSTEM CAN INCORPORATE EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES.

Figure 30. Digital I/O Driver Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance (V_{IOVDD} = 1.8 V, T_J = 25 °C)

Figure 31. Digital I/O Driver Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance ($V_{\text{JOVDD}} = 1.8 \text{ V}$, $T_{\text{J}} = 25 \text{°C}$)

Figure 32. Digital I/O Driver Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance ($V_{\text{IOVDD}} = 3.3 \text{ V}$, $T_J = 25 \text{°C}$)

Figure 33. Digital I/O Driver Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance ($V_{\text{IOVDD}} = 3.3 \text{ V}$, $T_J = 25 \text{°C}$)

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

The 32-lead LFCSP_SS package pin configuration is shown in [Figure 34.](#page-23-2) The pin function descriptions are shown in [Table 15.](#page-23-1)

All digital inputs and digital outputs are three-stated with inputs disabled during reset.

PIN 33 IS THE EXPOSED PAD ON THE BOTTOM OF THE PACKAGE. THIS PIN MUST BE CONNECTED TO GND.

Table 15. AD2420/AD2426/AD2427/AD2428/AD2429 Pin Function Descriptions

 D = digital input/output, N/A = not applicable.

Figure 34. 32-Lead LFCSP_SS and LFCSP Package Pin Configuration

Table 15. AD2420/AD2426/AD2427/AD2428/AD2429 Pin Function Descriptions (Continued)

In this table, the Type is defined as follows: PWR = power/ground, A_IN = analog input, D_OUT = digital output, A_IO = analog input/output, $DIO =$ digital input/output, $N/A =$ not applicable.

Table 15. AD2420/AD2426/AD2427/AD2428/AD2429 Pin Function Descriptions (Continued)

 D = digital input/output, N/A = not applicable.

Table 15. AD2420/AD2426/AD2427/AD2428/AD2429 Pin Function Descriptions (Continued)

In this table, the Type is defined as follows: PWR = power/ground, A_IN = analog input, D_OUT = digital output, A_IO = analog input/output, D _{-I}O = digital input/output, N/A = not applicable.

 1 See the AD2420/6/7/8/9 Automotive Audio Bus A²B Transceiver Technical Reference for more information about configuring pins for alternate functions.

 $^{\rm 2}$ If the listed functions for this pin are not required, do not connect this pin.

POWER ANALYSIS

This section provides information on power consumption of the A²B system. The intent of power dissipation calculations is to assist board designers in estimating power requirements for power supply and thermal relief designs.

Power dissipation on an A^2B node depends on various factors, such as the required external peripheral supply current and bus activity. An $\mathrm{A}^{2}\mathrm{B}$ system can be comprised of a mix of bus powered subordinates and local powered subordinates. A bus powered subordinate derives power from the A^2B bus wires. A local powered subordinate derives power from separate power wires. Power estimation for a bus powered system is more complex when compared to a local powered system. For power analysis, A^2B systems with both local and bus powered subordinates must be divided into segments of nodes that draw from the same power supply.

CURRENT FLOW

[Figure 35](#page-27-2) describe key parameters and equations to calculate power dissipation on the transceiver. The current flow on an A²B node incorporates the described current paths.

- Constant current
	- I_{PLVDD} PLL supply current
	- I_{VINO} VIN quiescent current
	- I²C I/O current
	- $I_{\text{IOVDD}} I^2 S / \text{TDM} / \text{PDM I/O current}$
	- I_{VEXT1} or I_{VEXT2} peripheral supply currents
- I_{DVDD} $-$ digital logic supply current
- $I_{\text{TRXVDD}} A^2B$ bus TX/RX current
	- LVDS transceiver supply currents of A and B transceivers — transmit LVDS TX and receive LVDS RX

I²C activity and the resulting I/O current is considered negligible when compared to other currents. Therefore, the on-chip I²C I/O current is not considered when calculating the current consumption.

Constant Current

All currents that are not influenced directly by A^2B bus activity on other nodes fall under the category of constant current.

PLL Supply Current

The PLL supply current is specified as I_{PLLVDD}, which is the static current in an active transceiver.

VIN Quiescent Current

The VIN quiescent current is specified as the static current I_{VINO}. It is independent of the load and does not include any power drawn from the voltage regulator output pins.

IOVDD Current

The on-chip I²S/TDM/PDM I/O current $I_{\rm IOVDD}$ is based on dynamic switching currents on the BCLK, SYNC, DTX0, DTX1, DRX0, and DRX1 pins.

The dynamic current, due to switching activity on an output pin, is calculated using the following equation:

Output Dynamic Current = $(C_{PDout} + C_L) \times V_{IOVDD} \times f$

where:

CPDout = dynamic, transient power dissipation capacitance internal to the transceiver output pins.

 C_L = total load capacitance that an output pin sees outside the transceiver.

 V_{IOVDD} = voltage on a digital pin.

f = frequency of switching on the pin.

The dynamic current, due to switching activity on an input pin, is calculated using the following equation:

Input Dynamic Current = $C_{PDin} \times V_{IOVDD} \times f$

where:

 C_{PDin} = dynamic, transient power-dissipation capacitance internal to the input pins of the transceiver.

 I_{IOVDD} = the sum of input and output dynamic currents of all pins internally supplied by the IOVDD pin. *f* = frequency of switching on the pin.

IVINQ VSS IPLLVDD IVOUT1 IOVDD DVDD PLLVDD VOUT1 VIN ATRXVDD VOUT2 BTRXVDD A2B TRANSCEIVER 1.9V *vout2* 3.3V **I**BTRXVDD **I**BTRXVD **BTRXVDD IDVDD IDVDD IDVDD IDVDD IDVDD IDVDD IDVDD IVEXT1 IVEXT2 Peripheral Device(s) I VEXT2 + IVEXT1 VREG1/2 IVSSN VSSN**

Figure 35. Current Flow Model

Peripheral Supply Current

Peripheral components that are external to the transceiver also can be supplied through the voltage regulator outputs of V_{VOUT1} and V_{VOUT2} . V_{VOUT1} can supply the current specified as $I_{\text{VEXT}1}$ to external devices. V_{VOUT2} can supply the current specified as I_{VEXT2} to external devices.

When bus powered, peripheral supply current draw has a direct impact on other nodes in the system. It is important to stay within the thermal package limits and not exceed the specification limits of $\rm I_{VSSN}$ and $\rm V_{VIN}$ in any of the $\rm A^2B$ bus nodes.

Digital Logic Supply Current

The digital logic supply current I_{DVDD} is a combination of static current consumption and digital TX/RX current.

A2 B Bus TX/RX Current

The level of $\rm A^2B$ bus activity directly influences current consumption on both the LVDS transceivers related to $\rm A^2B$ transmitter and receiver processing.

LVDS Transmitter and Receiver Supply Currents

The current I_{TRXVDD} depends on I_{TXVDD} and I_{RXVDD} at 100% activity level and A^2B bus activity:

- Downstream LVDS transceiver current
	- B transceiver I_{BTXVDD} LVDS TX current results from downstream TX activity level of the current node.
	- A transceiver I_{ARXVDD} LVDS RX current results from downstream activity level of the previous node.
- Upstream LVDS transceiver current
	- A transceiver I_{ATXVDD} LVDS TX current results from A side upstream activity level of the current node.
	- B transceiver I_{BRXVDD} LVDS RX current results from upstream activity level of the next in line node.

Downstream/Upstream Activity Level

The activity level for downstream data of TRX B is determined by the following:

- Header bits for downstream. A^2B systems use 64 downstream header bits referred to as a synchronization control frame (SCF).
- The number of downstream data bits transmitted in a node = the number of downstream transmitted slots \times (bits per slot + parity bit) where the parity bit = 1 . The number of downstream transmitted slots does not include the locally consumed slots.
- B side downstream transmitter activity level of a node. (SCF bits + number of downstream transmitted data bits) \div 1024.

The activity level for upstream data of TRX A is determined by the following:

• Header bits for upstream. (SRF bits + total number of received downstream data bits) ÷ 1024.

- The number of upstream data bits transmitted in a node = number of upstream transmitted slots \times (bits per slot + parity bit) where the parity bit $= 1$. The number of upstream transmitted slots is the sum of received upstream slots and locally contributed slots.
- A side upstream transmitter activity level of a node. (SRF bits + number of transmitted upstream data bits) \div 1024.

LVDS Transmitter and Receiver Idle Current

The idle current, ITRXVDD_IDLE, depends on ITXVDD and IRXVDD at 0% activity level and $\mathbf{A}^2\mathbf{B}$ bus idle time.

- B transceiver idle current. B Transceiver $I_{\text{BTRXVDD-IDE}}$ LVDS current results from B transceiver idle time.
- A transceiver idle current. A Transceiver $I_{ATRXYDD-IDLE}$ LVDS current results from A transceiver idle time.
- B transceiver idle time. B transceiver idle time is the time when both the TX and RX of the B transceiver are idle.

The idle time of the B transceiver is derived by eliminating the following activity levels from the B transceiver frame cycle:

- B transceiver downstream activity level of the current node.
- A transceiver upstream activity level of the next in line node.
- A transceiver idle time is the time when both the TX and RX of the A transceiver are idle.

The idle time of the A transceiver is derived by eliminating the following activity from the A transceiver frame cycle:

- A transceiver upstream activity level of the current node.
- B transceiver downstream activity level of previous node.

The sum of the LVDS transceiver currents is

 $I_{TRXVDD} = I_{BRXVDD} + I_{BTXVDD} + I_{ARXVDD} + I_{ATXVDD} +$ $I_{BTRXVDD\ IDLE} + I_{ATRXVDD\ IDLE}$

VREG1 AND VREG2 OUTPUT CURRENTS

Voltage regulator output currents are governed by the following equations:

 I_{VOUT2} is the current from V_{VOUT2} which is the sum of the LVDS transmitter and receiver supply currents, peripheral supply currents, and I/O current.

 $I_{VOUT2} = I_{TRXVDD} + I_{IOVDD} + I_{VEXT2}$

 I_{VOUT1} is the current from the V_{OUT1} pin which is the sum of PLL supply current, I_{PLVDD} , digital logic supply current I_{DVDD} , peripheral supply current, $I_{\rm VEXT1}$, and I^2 S/TDM/PDM I/O current I_{IOVDD} .

 $I_{VOUT1} = I_{PLLVDD} + I_{VEXT1} + I_{DVDD} + I_{IOVDD}$

 I_{IOVDD} in a subordinate node can be sourced by either I_{VOUT1} or I_{VOUT2} but not both, depending on whether I_{IOVDD} is supplied from V_{VOUT1} or V_{VOUT2} .

CURRENT AT VIN (I_{VIN})

The current at the VIN pin (I_{VIN}) of the transceiver is the sum of currents I_{VOUT1} and I_{VOUT2} and the quiescent current, shown in [Figure 35](#page-27-2) and in the following equation:

 $I_{VIN} = I_{VOUT1} + I_{VOUT2} + I_{VINO}$

The A side node current is the line bias current from an earlier node. In a bus powered node, it is also the power supply current and a portion of this current supplies the next in line nodes.

 $I_A = I_{VIN} + I_B + I_{VREGPERI}$

where:

 I_B = B side current to the next node (= I_{VSSN} return current and I_A of the next in line node).

 $I_{VREGPERI}$ = peripheral current supplied from I_A by extra voltage regulator, external to the transceiver (not illustrated in [Figure 36](#page-29-3) and [Figure 37](#page-30-4)).

POWER DISSIPATION

The power dissipation of the transceiver is calculated using the following equation:

 Power =

 $I_{VIN} \times V_{VIN} + (I_{VSSN})^2 \times R_{VSSN} - I_{VEXT1} \times V_{VOUT1} - I_{VEXT2} \times V_{VOUT2}$ where:

 I_{VIN} = current at VIN pin.

 V_{VIN} = voltage at VIN pin.

 I_{VSSN} = B side current I_B to the next node and return current from the next node. The next node is the node connected to the B terminal of the current node. See [Figure 36.](#page-29-3)

 R_{VSSN} = internal V_{SSN} on resistance (see [Table 16](#page-29-4)).

 I_{VEXTI} = peripheral supply current from V_{VOUTI} .

 I_{VEXT2} = peripheral supply current from V_{VOUT2} . V_{VOUT1} = output voltage from V_{REG1} . V_{VOUT2} = output voltage from V_{REG2} .

RESISTANCE BETWEEN NODES

[Figure 36](#page-29-3) shows the dc model of a system with a combination of local and bus powered A^2B subordinates.

A voltage drop of the dc bias is observed between the A^2B nodes, due to resistance and current consumption. [Table 16](#page-29-4) lists the causes of the dc resistance between nodes (R_{BETWEEN}) with example resistance values.

Both bias supply and return currents are subject to resistance. Therefore, some resistance values must be doubled (for example, wire length resistance).

Table 16. Breakdown/Budget of Typical DC Resistance Between Nodes

¹ N/A means not applicable.

Figure 36. A²B DC Power Model for a System with Local and Bus Powered Subordinates

VOLTAGE REGULATOR CURRENT IN MAIN NODE OR LOCAL POWERED SUBORDINATE NODE

The bus power, required from a local powered node (main node) for powering all nodes in the system, is calculated using the following equation:

 $I_{SUM} = I_{VIN} + I_{VSSN} + I_{INRUSH} + I_{VREGPERI}$

where:

 I_{VIN} is the current to V_{VIN} of the local powered mode. I_{VSSN} is the return current from next in line subordinate node. It is equal to the I_A current supplied to the next in line node.

I_{INRUSH} is the inrush current required to charge capacitors on the VIN pin at power-up.

IVREGPERI is the input current of extra V_{REG} for peripherals (not illustrated in [Figure 36](#page-29-3) and [Figure 37\)](#page-30-4).

Analog Devices recommends a minimum I_{INRUSH} of 150 mA to support the components shown in the reference schematics. The selected voltage regulator must be sized to meet I_{SUM} for the application.

 I_{VSSN} current is below 2 mA when the next in line node is a local powered subordinate with a circuit-based on the [Designer Ref](#page-32-0)[erence](#page-32-0) section. The I_{SIM} current in most applications is less than 100 mA if the next in line node is a local powered subordinate node.

More current, I_{VSSN} , is drawn if the next in line node uses bus power. The I_{VSSN} maximum specification limits the bus power draw of subordinate nodes, especially in a line of bus powered subordinate nodes.

POWER DISSIPATION OF A2 B BUS

The power dissipation of an A^2B system is calculated as follows:

Power Dissipation = $I_{\text{SIM}} \times V_{\text{VIN}}$ of main.

POWER ANALYSIS OF BUS POWERED SYSTEM

[Figure 37](#page-30-4) shows the dc model for a bus powered A^2B system.

Power equations in this data sheet are used for power calculations in the SigmaStudio® software. The power equations are also available in an Excel spreadsheet, provided by technical support upon request.

SUPPLY VOLTAGE

The supply voltage (V_{VIN}) level on a bus powered transceiver is predictable and can be calculated using the following equations derived from [Figure 37.](#page-30-4)

For the main node, the supply voltage is calculated as,

 $V_{NODEM} = V_{REGM} - V_{DIODE3}$ $V_{VIN} = V_{REGM} - V_{DIODE1}$ for main

For a subordinate node, the supply voltage is calculated as,

$$
V_{NODE} = V_{NODE} - I_A \times R_{BETWEEN}
$$

$$
V_{VIN} = V_{NODE} - V_{DIODE1}
$$

where:

 V_{NODE}' is the V_{NODE} voltage potential of the earlier node. The earlier node is the node connected to the A side transceiver of the current node.

RBETWEEN is the connection resistance between the current and earlier node, described in the [Resistance Between Nodes](#page-29-2) section. V_{DIODE} is the voltage drop of the Shottkey reverse polarity protection diode.

 I_A is the current that a bus powered subordinate node draws from an earlier node.

Figure 37. A²B Power Model for Bus Powered System

For a system with all in-line bus powered nodes, I_A is calculated cumulatively from the last in-line node as

$$
I_{A}=I_{V\!I\!N}+I_{B}
$$

where:

 I_A = current that a bus powered subordinate node draws from an earlier node.

 I_{VIN} = current at VIN pin.

 I_B = B side return current from the next in line node. The next in line node is the node connected to the B terminal of the current node.

REDUCING POWER CONSUMPTION

The following sections describe three methods that reduce power consumption.

Power-Down Mode

Any node in an A^2B bus powered system can be shut down by disconnecting the power supply in the previous subordinate node (towards the main node). Disconnecting a subordinate node from the power supply also powers down all of the following subordinate nodes (towards the last subordinate node).

Standby Mode

The A^2B bus enters standby mode by setting the AD242X_DATCTL.STANDBY bit of the main node. The SCF in standby mode is 19 bits long, instead of 64 bits. In standby mode, there is no upstream and no downstream traffic on the $A²B$ bus, and only a minimal SCF keeps all the subordinate nodes synchronized. This keeps the A^2B bus power in the lowest power state while maintaining clock synchronization between nodes. Using the equations in the [Downstream/Upstream](#page-28-1) [Activity Level](#page-28-1) section, the bus activity level in standby mode is,

- Downstream activity level = $19 \div 1024 = 1.9\%$
- Upstream activity level $= 0\%$

The digital transceiver current, including the LVDS TX and RX current, are subject to the activity levels. The LVDS TX and RX current also are subject to idle current during the bus idle time.

Control Mode

In control mode, there are no data channels in a superframe. The superframe only has the 64-bit SCF and SRF in the frame with the control data embedded in the header bits. Therefore, the A^2B bus power is less when compared to normal mode, which has data channels in the superframe. Using the equations in the [Downstream/Upstream Activity Level](#page-28-1) section, the bus activity level in control mode is,

- Bus activity level downstream = $64 \div 1024 = 6.3\%$
- Bus activity level upstream = $64 \div 1024 = 6.3\%$

The LVDS TX and RX current also are subject to idle current during the bus idle time.

THERMAL POWER

When calculating power, system designers must consider thermal power. Thermal power calculations are based on the package thermal characteristics, shown in the following equation:

 θ_{IA} = thermal resistance

 $(T_I - T_A) \div power$ [°C/W] *with airflow* = 0 m/s

[Table 17](#page-31-2) provides the thermal power allowance example. These values are derived from a JEDEC standard 2S2P test board. θ_{IA} values vary significantly and depend on system design and con-ditions. For the example calculation in [Table 17,](#page-31-2) the θ_{IA} value provided is determined using the JEDEC standard conditions.

In this example ([Table 17](#page-31-2)), a subordinate node with 292 mW of power dissipation is used to provide the maximum estimated power. The margin is calculated by subtracting the maximum estimated power from the thermal power allowance.

Table 17. Thermal Power Allowance Example

DESIGNER REFERENCE

The following sections provide descriptions and layouts of some typical node configurations.

An A^2 B-compliant main transceiver requires external components to pass EMC and ESD tests in the automotive environment and support full line diagnostics functionality. Diodes are required for correct line diagnostics and to prevent damage under line fault conditions. The main circuit must also supply bias voltage for line diagnostics and power supply to bus powered subordinates.

An A²B-compliant, last in the line, local powered, subordinate node transceiver requires external components to pass EMC and ESD tests in the automotive environment. The circuit must allow for full line diagnostics with properly terminated A^2B bus bias and properly terminated signals. The circuit must also electrically isolate the local powered subordinate node from the earlier node to prevent line faults triggered by the formation of ground loops across power and communication wires.

An A²B-compliant, local powered, subordinate node transceiver requires external components to pass EMC and ESD tests in the automotive environment. The circuit must allow for full line diagnostics with properly terminated A^2B bus bias and properly terminated signals (A-side). The local powered subordinate node regenerates the bias voltage from its local supply and provides it to the next node (B-side) for line diagnostics and as a voltage supply for bus powered nodes. Diodes are required for correct line diagnostics and damage prevention under line fault conditions.

An A²B-compliant, bus powered, subordinate node transceiver requires external components to pass EMC and ESD tests in the automotive environment. The circuit must use the A^2B bias (Aside) as its low-pass filtered supply voltage (using inductors and capacitors). A^2B communication signals must be separated from the dc content at the A-side transceiver by high-pass filtering with ac coupling capacitors. Capacitors must also be used on the B-side where the ac-coupled signal is merged with the recovered bias, which is supplied through ac signal blocking inductors. The bus powered subordinate node must include circuitry to forward the recovered bias voltage to the next node and to perform line diagnostics. A diode is required for correct line diagnostics and damage prevention under line fault conditions.

Contact your local Analog Devices representative for the latest schematic circuit recommendations and bill of materials for each of these node configurations. The recommended circuit and component selection must be followed for A^2B automotivegrade compliance.

V_{SENSE} AND CONSIDERATIONS FOR DIODES

The relative difference between the voltage on the VIN pin, $\rm V_{\rm VIN}$, and the $\rm A^2B$ bus bias voltage, $\rm V_{SENSE}$, is monitored by the SENSE pin under steady state normal operating conditions. The range must be within the values described in [Table 18](#page-32-3) for all line diagnostics to function correctly.

Table 18. V_{VIN} to V_{SENSE} Range

The difference between V_{VIN} and V_{SENSE} is primarily influenced by diode voltage drops and the on resistance of the PMOS. (Contact your local Analog Devices representative for the latest schematic circuit recommendations and bill of materials.) [Table 19](#page-32-4) identifies which diodes cause voltage drops for each node type.

Table 19. V_{VIN} to V_{SENSE}Voltage Dependencies

OPTIONAL ADD ON CIRCUITS

An earlier node in the sequence can remotely power up the next locally powered subordinate node over the A^2B bus by switching the bias voltage onto the A^2B bus. The local powered subordinate node can sense this bias voltage and use it as an enable input for power switches or voltage regulators to awake the device from a very low current sleep mode.

An optocoupler, shown in [Figure 38,](#page-32-5) can differentiate input of the bias voltage and ensures that the locally powered subordinate node is electrically isolated. This avoids ground loops that can induce noise and also trigger line fault detection. Current during sleep is determined by the optocoupler transistor off current, the resistor to ground (R12), and the power switch enable circuit.

Figure 38. Optional Power Supply Enable Circuit with Optocoupler

LAYOUT GUIDELINES

The transceivers are highly integrated devices, comprising both digital sections for audio data, clocks, PLL, and analog A^2B transceiver sections. Use the following design rules to maximize performance and signal integrity:

• Solder the exposed paddle underneath the transceiver effectively to the PCB where it is locally connected to the ground plane. [Figure 39](#page-34-0) shows transceiver foot print, recommended solder mask (matching exposed paddle), paste mask (dividing exposed paddle), and stitching of the ground plane.

The solder paste under the exposed paddle is split into four square areas, which minimizes solder wicking through uncovered thermal vias and prevents sliding or tilting of the chip during solder reflow. See *[Soldering Considerations](http://www.analog.com/ee-352?doc=AD2426W-AD2427W-AD2428W.pdf) [for Exposed-Pad Packages \(EE-352\)](http://www.analog.com/ee-352?doc=AD2426W-AD2427W-AD2428W.pdf)*, on the Analog Devices web site. The exposed paddle is used for a thermal pathway as well as for electrical connection.

- Place power supply decoupling capacitors as close as possible to the transceiver chip with the smallest value capacitor being closest to the pin.
- Route all traces as short as possible, especially the AP/AN and BP/BN signals.
- Symmetrically route the AP/AN and BP/BN signals to suppress EMC. Match routing parasitic capacitance and inductance.
- Symmetrically shield the AP/AN and BP/BN signals with ground. Use shields that are at least 0.5 mm wide and stitched generously with vias to the GND plane. Symmetry is best achieved with flooded plane areas.
- Do not route switching signals or power supply traces next to or underneath the AP/AN and BP/BN signals.
- Avoid using trace stubs, especially if they create an asymmetry on the AP/AN and BP/BN signals. Symmetrically route into and out of pads rather than branch out.
- Differential impedance trace of the AP/AN and BP/BN signals should be 100 Ω ± 10% (10 MHz to 100 MHz) on both sides of the common-mode choke.
- Avoid unnecessary layer transitions for the AP/AN and BP/BN signals. Match necessary layer transitions for differential signals.
- Use an impedance of 50 Ω ± 10% to ground on all traces.
- Magnetically separate common-mode chokes from each other by at least 2 mm.
- Do not route ground or other signals on any layer underneath the common-mode chokes. Extend this exclusion at least 2 mm from between the pads.
- For shielded wires, connect the shield to the local ground.
- Place one side of the inductors in the signal path and bridge dc signals to the power and ground nets.
- Place termination resistors symmetrically and close to the common-mode chokes.
- Where possible, flood unused PCB areas with connected ground planes on all layers.
- Stitch ground planes at least every 5 mm.
- Do not obstruct power supply and ground return paths by vias.
- Use series resistors (\geq 33 Ω) near the source of clock and fast data signals. Also consider footprints for small filter capacitors for such signal traces.
- Avoid using right angle bends in signal routing. Use rounded or 45 degree mitered bends instead.
- Use shortest possible signal path on connectors (inner row of multirow, right angled connectors).
- On multipin connectors, provide at least 3 mm spacing around differential A^2B pin pairs to ensure that A^2B signal pairs are closer to each other than to adjacent signals. The spacing improves EMC performance.

Use low impedance static signals (ground) symmetrically on connector pins adjacent to the A^2B bus pairs when tight spacing is required.

Figure 39. Transceiver Footprint

OUTLINE DIMENSIONS

[Figure 40](#page-35-1) shows the outline dimensions for the 32-Lead LFCSP_SS (CS-32-3).

[Figure 41](#page-35-2) shows the outline dimensions for the 32-Lead LFCSP (CP-32-12).

Figure 40. 32-Lead Lead Frame Chip Scale Package [LFCSP_SS] 5 mm x 5 mm Body, With Side Solderable Leads (CS-32-3)

Dimensions shown in millimeters

COMPLIANT TO JEDEC STANDARDS MO-220-WHHD-5

Figure 41. 32-Lead Lead Frame Chip Scale Package [LFCSP] 5 mm x 5 mm Body and 0.75 mm Package Height (CP-32-12) Dimensions shown in millimeters

Rev. D | Page 36 of 38 | May 2022

AUTOMOTIVE PRODUCTS

The AD2420/AD2426/AD2427/AD2428/AD2429 models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the nonautomotive models; therefore, designers should review the [Specifications](#page-7-0) section of this data sheet carefully.

Only the automotive grade products shown in [Table 20](#page-36-1) are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

Table 20. Automotive Products

 ${}^{1}Z$ = RoHS Compliant Part.

 $^2\rm{W}$ = Qualified for Automotive Applications.

 3 RL = Supplied on Tape and Reel.

⁴ For model numbers ending in xx or xx-RL, xx denotes the die revision.

 5 Referenced temperature is junction temperature. See the [Operating Conditions](#page-7-1) section for junction temperature (T_j) specification.