<span id="page-0-0"></span>

# Data Sheet **[AD5110/](http://www.analog.com/AD5110)[AD5112/](http://www.analog.com/AD5112)[AD5114](http://www.analog.com/AD5114)**

## Single-Channel, 128-/64-/32-Position, I2C, 8% Resistor Tolerance, Nonvolatile Digital Potentiometer

### **FEATURES**

- ► Nominal resistor tolerance error: ±8% maximum
- ► Wiper current: ±6 mA
- ► Rheostat mode temperature coefficient: 35 ppm/°C
- $\blacktriangleright$  Low power consumption: 2.5 µA max @ 2.7 V and 125°C
- $\triangleright$  Wide bandwidth: 4 MHz (5 k $\Omega$  option)
- ► Power-on EEPROM refresh time < 50 μs
- $\blacktriangleright$  50-year typical data retention at 125°C
- ► 1 million write cycles
- ► 2.3 V to 5.5 V analog supply operation
- ► 1.8 V to 5.5 V logic supply operation
- ► Wide operating temperature: −40°C to +125°C
- ► [Thin, 2 mm × 2 mm × 0.55 mm 8-lead LFCSP package](#page-26-0)

## **APPLICATIONS**

- ► Mechanical potentiometer replacement
- ► Portable electronics level adjustment
- ► Audio volume control
- ► Low resolution DAC
- ► LCD panel brightness and contrast control
- ► Programmable voltage to current conversion
- ► Programmable filters, delays, time constants
- ► Feedback resistor programmable power supply
- ► Sensor calibration

## **FUNCTIONAL BLOCK DIAGRAM**



#### **GENERAL DESCRIPTION**

The AD5110/AD5112/AD5114 provide a nonvolatile solution for 128-/64-/32-position adjustment applications, offering guaranteed low resistor tolerance errors of ±8% and up to ±6 mA current density in the A, B, and W pins. The low resistor tolerance, low nominal temperature coefficient and high bandwidth simplify openloop applications, as well as tolerance matching applications.

The new low wiper resistance feature minimizes the wiper resistance in the extremes of the resistor array to only 45  $Ω$ , typical.

The wiper settings are controllable through an  $l^2C$ -compatible digital interface that is also used to readback the wiper register and EEPROM content. Resistor tolerance is stored within EEPROM, providing an end-to-end tolerance accuracy of 0.1%.

The AD5110/AD5112/AD5114 are available in a 2 mm  $\times$  2 mm [LFCSP package](#page-26-0). The parts are guaranteed to operate over the extended industrial temperature range of −40°C to +125°C.

#### *Table 1. ±8% Resistance Tolerance Family*



**Rev. C**

**[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD5110-5112-5114.pdf&product=AD5110%20AD5112%20AD5114&rev=C) [TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)**

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## **TABLE OF CONTENTS**





## **REVISION HISTORY**

## **1/2022—Rev. B to Rev. C**



## <span id="page-2-0"></span>**ELECTRICAL CHARACTERISTICS—AD5110**

10 kΩ and 80 kΩ versions:  $V_{DD}$  = 2.3 V to 5.5 V, V<sub>LOGIC</sub> = 1.8 V to V<sub>DD</sub>, V<sub>A</sub> = V<sub>DD</sub>, V<sub>B</sub> = 0 V, -40°C < T<sub>A</sub> < +125°C, unless otherwise noted.



#### <span id="page-3-0"></span>*Table 2.*



<sup>1</sup> Typical values represent average readings at 25°C,  $V_{DD}$  = 5 V,  $V_{SS}$  = 0 V, and  $V_{LOGIC}$  = 5 V.

 $2$  Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to 0.75  $\times$  V<sub>DD</sub>/R<sub>AB</sub>.

<sup>3</sup> Guaranteed by design and characterization, not subject to production test.

- $^4$  INL and DNL are measured at V<sub>WB</sub> with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.
- <sup>5</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.
- $6$  Different from operating current; supply current for NVM program lasts approximately 30 ms.
- <sup>7</sup> Different from operating current; supply current for NVM read lasts approximately 20 us.
- <sup>8</sup> P<sub>DISS</sub> is calculated from  $(I_{DD} \times V_{DD}) + (I_{LOGIC} \times V_{LOGIC})$ .
- <sup>9</sup> All dynamic characteristics use  $V_{DD}$  = 5.5 V, and  $V_{LOGIC}$  = 5 V.

<sup>10</sup> Endurance is qualified at 100,000 cycles per JEDEC Standard 22, Method A117 and measured at 150°C.

 $^{11}$  Retention lifetime equivalent at junction temperature (T』) = 125°C per JEDEC Standard 22, Method A117. Retention lifetime based on an activation energy of 1 eV derates with junction temperature in the Flash/EE memory.

## <span id="page-4-0"></span>**ELECTRICAL CHARACTERISTICS—AD5112**

5 kΩ, 10 kΩ, and 80 kΩ versions: V<sub>DD</sub> = 2.3 V to 5.5 V, V<sub>LOGIC</sub> = 1.8 V to V<sub>DD</sub>, V<sub>A</sub> = V<sub>DD</sub>, V<sub>B</sub> = 0 V, −40°C < I<sub>A</sub> < +125°C, unless otherwise noted.

#### *Table 3.*



#### <span id="page-5-0"></span>*Table 3.*



<sup>1</sup> Typical values represent average readings at 25°C, VDD = 5 V, V<sub>SS</sub> = 0 V, and V<sub>LOGIC</sub> = 5 V.

<sup>2</sup> Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to  $0.75 \times V_{DD}/R_{AB}$ .

<sup>3</sup> Guaranteed by design and characterization, not subject to production test.

 $^4$  INL and DNL are measured at V<sub>WB</sub> with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

<sup>5</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.

<sup>6</sup> Different from operating current; supply current for NVM program lasts approximately 30 ms.

#### <span id="page-6-0"></span>*Table 3.*



<sup>8</sup> P<sub>DISS</sub> is calculated from  $(I_{DD} \times V_{DD}) + (I_{LOGIC} \times V_{LOGIC})$ .

<sup>9</sup> All dynamic characteristics use  $V_{DD}$  = 5.5 V, and  $V_{LOGIC}$  = 5 V.

<sup>10</sup> Endurance is qualified at 100,000 cycles per JEDEC Standard 22, Method A117 and measured at 150°C.

 $^{11}$  Retention lifetime equivalent at junction temperature (T』) = 125°C per JEDEC Standard 22, Method A117. Retention lifetime based on an activation energy of 1 eV derates with junction temperature in the Flash/EE memory.

## **ELECTRICAL CHARACTERISTICS—AD5114**

10 kΩ and 80 kΩ versions: V<sub>DD</sub> = 2.3 V to 5.5 V, V<sub>LOGIC</sub> = 1.8 V to V<sub>DD</sub>, V<sub>A</sub> = V<sub>DD</sub>, V<sub>B</sub> = 0 V, -40°C < T<sub>A</sub> < +125°C, unless otherwise noted.

## *Table 4.*



#### <span id="page-7-0"></span>*Table 4.*



<sup>1</sup> Typical values represent average readings at 25°C,  $V_{DD}$  = 5 V,  $V_{SS}$  = 0 V, and  $V_{LOGIC}$  = 5 V.

<sup>2</sup> Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to 0.75  $\times$  V<sub>DD</sub>/R<sub>AB</sub>.

<sup>3</sup> Guaranteed by design and characterization, not subject to production test.

 $^4$  INL and DNL are measured at V<sub>WB</sub> with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

<sup>5</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.

<sup>6</sup> Different from operating current; supply current for NVM program lasts approximately 30 ms.

#### <span id="page-8-0"></span>*Table 4.*



<sup>8</sup> P<sub>DISS</sub> is calculated from  $(I_{DD} \times V_{DD}) + (I_{LOGIC} \times V_{LOGIC})$ .

<sup>9</sup> All dynamic characteristics use  $V_{DD} = 5.5$  V, and  $V_{LOGIC} = 5$  V.

<sup>10</sup> Endurance is qualified at 100,000 cycles per JEDEC Standard 22, Method A117 and measured at 150°C.

 $^{11}$  Retention lifetime equivalent at junction temperature (T』) = 125°C per JEDEC Standard 22, Method A117. Retention lifetime based on an activation energy of 1 eV derates with junction temperature in the Flash/EE memory.

## **INTERFACE TIMING SPECIFICATIONS**

 $V_{LOGIC}$  = 1.8 V to 5.5 V; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

#### *Table 5.*



<sup>1</sup> Maximum bus capacitance is limited to 400 pF.

### <span id="page-9-0"></span>*Table 5.*



<sup>2</sup> The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate but has a negative effect on EMC behavior of the part.

 $3$  Input filtering on the SCL and SDA inputs suppress noise spikes that are less than 50 ns for fast mode.

<sup>4</sup> EEPROM program time depends on the temperature and EEPROM write cycles. Higher timing is expected at a lower temperature and higher write cycles.

<sup>5</sup> Maximum time after  $V_{DD}$  is equal to 2.3 V.

## **SHIFT REGISTER AND TIMING DIAGRAM**



*Figure 3. 2-Wire Serial Interface Timing Diagram*

## <span id="page-10-0"></span>**ABSOLUTE MAXIMUM RATINGS**

 $T_A$  = 25°C, unless otherwise noted.

#### *Table 6.*



<sup>1</sup> Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

<sup>2</sup> d is the pulse duty factor.

<sup>3</sup> Includes programming of EEPROM memory.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## **THERMAL RESISTANCE**

 $\theta_{JA}$  is defined by JEDEC specification JESD-51, and the value is dependent on the test board and test environment.

#### *Table 7. Thermal Resistance*



<sup>1</sup> JEDEC 2S2P test board, still air (0 m/sec air flow).

#### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device**. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-11-0"></span>**PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



NOTES<br>1. THE EXPOSED PAD IS INTERNALLY FLOATING. - 종

*Figure 4. Pin Configuration*



<span id="page-12-0"></span>











*Figure 8. R-DNL vs. Code [\(AD5110\)](http://www.analog.com/AD5110)*



*Figure 9. R-DNL vs. Code [\(AD5112\)](http://www.analog.com/AD5112)*



*Figure 10. R-DNL vs. Code [\(AD5114](http://www.analog.com/AD5114))*









**CODE (Decimal)** 

14 16 18 20 22 24 26 28

 $31$ 

 $5^{\circ}$ 



*Figure 14. DNL vs. Code ([AD5110\)](http://www.analog.com/AD5110)*



*Figure 15. DNL vs. Code ([AD5112\)](http://www.analog.com/AD5112)*



*Figure 16. DNL vs. Code ([AD5114\)](http://www.analog.com/AD5114)*

 $-0.020$ 

 $\bullet$  $\mathbf 2$  $\overline{4}$  $\bf{6}$ 8  ${\bf 10}$  $\bf 12$ 







*Figure 18. Potentiometer Mode Tempco ((ΔVW/VW)/ΔT × 10<sup>6</sup> ) vs. Code*



*Figure 19. 5 kΩ Gain vs. Frequency vs. Code*



*Figure 20. Supply Current (I<sub>LOGIC</sub>) vs. Digital Input Voltage* 



*Figure 21. Rheostat Mode Tempco ((ΔRWB/RWB)/ΔT × 10<sup>6</sup> ) vs. Code*



*Figure 22. 10 kΩ Gain vs. Frequency vs. Code*











*Figure 25. Total Harmonic Distortion + Noise (THD + N) vs. Frequency*



*Figure 26. Maximum Bandwidth vs. Code vs. Net Capacitance*



*Figure 27. Incremental Wiper On Resistance vs. V<sub>DD</sub>* 



*Figure 28. Total Harmonic Distortion + Noise (THD + N) vs. Amplitude*











*Figure 31. Power Supply Rejection Ratio (PSRR) vs. Frequency*



*Figure 32. Digital Feedthrough*



*Figure 33. Shutdown Isolation vs. Frequency*



*Figure 34. Theoretical Maximum Current vs. Code*

## <span id="page-17-0"></span>**TEST CIRCUITS**

Figure 35 to Figure 40 define the test conditions used in the [Specifications](#page-2-0) section.







*Figure 36. Potentiometer Divider Nonlinearity Error (INL, DNL)*



*Figure 37. Wiper Resistance*



*Figure 38. Power Supply Sensitivity (PSS, PSRR)*



*Figure 39. Gain and Phase vs. Frequency*



*Figure 40. Common-Mode Leakage Current*

<span id="page-18-0"></span>The AD5110/AD5112/AD5114 digital programmable resistors are designed to operate as true variable resistors for analog signals within the terminal voltage range of GND  $\lt V_{\text{TERM}} \lt V_{\text{DD}}$ . The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register that allows unlimited changes of resistance settings.

The RDAC register can be programmed with any position setting using the  $1<sup>2</sup>C$  interface. Once a desirable wiper position is found, this value can be stored in the EEPROM memory. Thereafter, the wiper position is always restored to that position for subsequent power-up. The storing of EEPROM data takes approximately 18 ms; during this time, the device is locked and does not acknowledge any new command, thus preventing any changes from taking place.

## **RDAC REGISTER AND EEPROM**

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is loaded with 0x3F (128-taps), the wiper is connected to full scale of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.

It is possible to both write to and read from the RDAC register using the  $1^2C$  interface (see [Table 10](#page-19-0)).

The contents of the RDAC register can be stored to the EEPROM using Command 1 ([Table 10](#page-19-0)). Thereafter, the RDAC register is always set at that position for any future on-off-on power supply sequence. It is possible to read back the data saved into the EEPROM with Command 6 in [Table 10](#page-19-0). In addition, the resistor tolerance error is saved within the EEPROM; this can be read back and used to calculate the end-to-end tolerance, providing an accuracy of 0.1%.

## **Low Wiper Resistance Feature**

The AD5110/AD5112/AD5114 include extra steps to achieve a minimum resistance between Terminal W and Terminal A or Terminal B. These extra steps are called bottom scale and top scale. At bottom scale, the typical wiper resistance decreases from 70  $\Omega$  to 45  $\Omega$ . At top scale, the resistance between Terminal A and Terminal W is decreased by 1 LSB, and the total resistance is reduced to 70 Ω. The extra steps are not equal to 1 LSB and are not included in the INL, DNL, R-INL, and R‑DNL specifications.

## **I <sup>2</sup>C SERIAL DATA INTERFACE**

The AD5110/AD5112/AD5114 have 2-wire I<sup>2</sup>C-compatible serial interfaces. These devices can be connected to an  $I^2C$  bus as a slave device under the control of a master device. See [Figure 3](#page-9-0) for a timing diagram of a typical write sequence.

The AD5110/AD5112/AD5114 support standard (100 kHz) and fast (400 kHz) data transfer modes. Support is not provided for 10-bit addressing and general call addressing.

The 2-wire serial bus protocol operates as follows:

- **1.** The master initiates data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7-bit slave address and an R/W bit. The slave device corresponding to the transmitted address responds by pulling SDA low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or read from, its shift register.
- **2.** If the R/W bit is set high, the master reads from the slave device. However, if the  $R/\overline{W}$  bit is set low, the master writes to the slave device.
- **3.** Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
- **4.** When all data bits have been read or written, a stop condition is established. In write mode, the master pulls the SDA line high during the  $10<sup>th</sup>$  clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master brings the SDA line low before the  $10<sup>th</sup>$  clock pulse, and high during the  $10<sup>th</sup>$  clock pulse to establish a stop condition.

## **I <sup>2</sup>C Address**

The AD5110/AD5112/AD5114 each have two different slave address options available. See Table 9 for a list of slave addresses.

#### *Table 9. Device Address Selection*



<sup>1</sup> Model.

<sup>2</sup> Resistance.

## **INPUT SHIFT REGISTER**

For the AD5110/AD5112/AD5114, the input shift register is 16 bits wide (see [Figure 2\)](#page-9-0). The 16-bit word consists of five unused bits (should be set to zero), followed by three control bits, and eight RDAC data bits. If the RDAC register is read from or written to in the [AD5112,](http://www.analog.com/AD5112) Bit DB0 is a don't care. The RDAC register is read from or written to in the [AD5114,](http://www.analog.com/AD5114) Bit DB0 and DB1 are don't cares. Data is loaded MSB first (Bit DB15). The three control bits determine the function of the software command ([Table 10\)](#page-19-0). [Figure](#page-9-0) [3](#page-9-0) shows a timing diagram of a typical AD5110/AD5112/AD5114 write sequence.

The command bits (Cx) control the operation of the digital potentiometer and the internal EEPROM. The data bits (Dx) are the values that are loaded into the decoded register.

### <span id="page-19-0"></span>*Table 10. Command Operation Truth Table*



<sup>1</sup> X is don't care.

 $2$  In the [AD5114](http://www.analog.com/AD5114), this bit is a don't care.

 $^3$  In the [AD5112](http://www.analog.com/AD5112), this bit is a don't care.

#### <span id="page-20-0"></span>**WRITE OPERATION**

When writing to the AD5110/AD5112/AD5114, the user must begin with a start command followed by an address byte ( $\overline{RW}$  = 0), after which the AD5110/AD5112/AD5114 acknowledge that it is prepared to receive data by pulling SDA low.

Two bytes of data are then written to the DAC, the most significant byte, followed by the least significant byte. Both of these data bytes are acknowledged by the AD5110/AD5112/AD5114. A stop condition follows. The write operations for the AD5110/AD5112/AD5114 are shown in Figure 41, Figure 42, and Figure 43.

A repeated write function gives the user flexibility to update the device a number of times after addressing the part only once, as shown in [Figure 44.](#page-21-0)



*Figure 41. AD5110 Interface Write Command*



*Figure 42. AD5112 Interface Write Command*



*Figure 43. AD5114 Interface Write Command*

<span id="page-21-0"></span>

*Figure 44. AD5110 Interface Multiple Write*

## <span id="page-22-0"></span>**EEPROM WRITE ACKNOWLEDGE POLLING**

After each write operation to the EEPROM, an internal write cycle begins. The I2C interface of the device is disabled. To determine if the internal write cycle is complete and the  $1<sup>2</sup>C$  interface is enabled, interface polling can be executed.  ${}^{12}C$  interface polling can be conducted by sending a start condition, followed by the slave address and the write bit. If the I<sup>2</sup>C interface responds with an acknowledge, the write cycle is complete, and the interface is ready to proceed with further operations. Otherwise, <sup>12</sup>C interface polling can be repeated until it succeeds.

## **READ OPERATION**

The AD5110/AD5112/AD5114 allow read back of the contents of the RDAC register and EEPROM memory through the I<sup>2</sup>C interface by using Command 6 (see [Table 10\)](#page-19-0).

When reading data back from the AD5110/AD5112/AD5114, the user must first issue a readback command to the device. This

begins with a start command, followed by an address byte ( $R/\overline{W}$  = 0), after which the AD5110/AD5112/AD5114 acknowledges that it is prepared to receive data by pulling SDA low.

Two bytes of data are then written to the AD5110/AD5112/AD5114, the most significant byte followed by the least significant byte. Both of these data bytes are acknowledged by the AD5110/AD5112/ AD5114. A stop condition follows. These bytes contain the read instruction, which enables read back of the RDAC register, EEPROM memory. The user can then read back the data. This begins with a start command followed by an address byte ( $\overline{RW}$  = 1), after which the device acknowledges that it is prepared to transmit data by pulling SDA low. Two bytes of data are then read from the device, which are both acknowledged by the master, as shown in Figure 45. A stop condition follows. If the master does not acknowledge the first byte, then the second byte is not transmitted by the AD5110/AD5112/AD5114.

The AD5110/AD5112/AD5114 do not support repeat readback.



*Figure 45. AD5110 Interface Read Command*

## <span id="page-23-0"></span>**RESET**

The AD5110/AD5112/AD5114 can be reset by executing Command 4 (see [Table 10](#page-19-0)). The reset command loads the RDAC register with the contents of the EEPROM and takes approximately 25 µs. EEPROM is pre-loaded to midscale at the factory, and initial power-up is, accordingly, at midscale.

## **SHUTDOWN MODE**

The AD5110/AD5112/AD5114 can be shut down by executing the software shutdown command, Command 3 (see [Table 10\)](#page-19-0). This feature places the RDAC in a zero-power-consumption state where Terminal A is open-circuited and the wiper, Terminal W is connected to Terminal B but a finite wiper resistance of 45 Ω is present. The part can be taken out of shutdown mode by executing Command 3 (see [Table 10](#page-19-0)) and setting Bit DB0 to 0.

## **RDAC ARCHITECTURE**

To achieve optimum performance, Analog Devices, Inc., has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5110/AD5112/AD5114 employ a two-stage segmentation approach as shown in Figure 46. The AD5110/AD5112/AD5114 wiper switch is designed with the transmission gate CMOS topology and with the gate voltage derived from  $V_{DD}$ .



*Figure 46. AD5110/AD5112/AD5114 Simplified RDAC Circuit*

## **Top Scale/Bottom Scale Architecture**

In addition, the AD5110/AD5112/AD5114 include a new feature to reduce the resistance between terminals. These extra steps are called bottom scale and top scale. At bottom scale, the typical wiper resistance decreases from 70  $\Omega$  to 45  $\Omega$ . At top scale, the resistance between Terminal A and Terminal W is decreased by 1 LSB, and the total resistance is reduced to 70  $\Omega$ . The extra steps are not equal to 1 LSB and are not included in the INL, DNL, R-INL, and R-DNL specifications.

## **PROGRAMMING THE VARIABLE RESISTOR**

### **Rheostat Operation—±8% Resistor Tolerance**

The AD5110/AD5112/AD5114 operate in rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be floating or tied to the Terminal W as shown in Figure 47.



*Figure 47. Rheostat Mode Configuration*

The nominal resistance between Terminal A and Terminal B,  $R_{\text{AR}}$ , is available in 5 kΩ, 10 kΩ, and 80 kΩ and has 32/64/128 tap points accessed by the wiper terminal. The 5-/6-/7-bit data in the RDAC latch is decoded to select one of the 32/64/128 possible wiper settings. The general equations for determining the digitally programmed output resistance between the W terminal and B terminal are

#### [AD5110](https://www.analog.com/AD5110):



$$
R_{WB}(D) = \frac{D}{128} \times R_{AB} + R_W \qquad \text{From } 0x00 \text{ to } 0x80 \tag{2}
$$

[AD5112](https://www.analog.com/AD5112):

$$
R_{WB} = R_{BS} \qquad \text{Bottom scale} \quad (0xFF) \tag{3}
$$

$$
R_{WB}(D) = \frac{D}{64} \times R_{AB} + R_W \qquad \text{From } 0x00 \text{ to } 0x40 \tag{4}
$$

[AD5114](https://www.analog.com/AD5114):

$$
R_{WB} = R_{BS} \qquad \text{Bottom scale} \quad (0xFF) \tag{5}
$$

$$
R_{WB}(D) = \frac{D}{32} \times R_{AB} + R_W \qquad \text{From } 0x00 \text{ to } 0x20 \tag{6}
$$

where:

*D* is the decimal equivalent of the binary code in the 5-/6-/7-bit RDAC register.

 $R_{AB}$  is the end-to-end resistance.

*RW* is the wiper resistance*.*

*RBS* is the wiper resistance at bottom scale

Similar to the mechanical potentiometer, the resistance of the RDAC between the W terminal and the A terminal also produces a digitally controlled complementary resistance,  $R_{WA}$ .  $R_{WA}$  also gives a maximum of 8% absolute resistance error.  $R_{WA}$  starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equations for this operation are

#### [AD5110](https://www.analog.com/AD5110):

$$
R_{AW} = R_{AB} + R_W \qquad \text{Bottom scale} \quad (0xFF) \tag{7}
$$

$$
R_{AW}(D) = \frac{128 - D}{128} \times R_{AB} + R_W \quad \text{From } 0x00 \text{ to } 0x7F \tag{8}
$$

<span id="page-24-0"></span> $R_{AW} = R_{TS}$  Top scale (0x80) (9) [AD5112](https://www.analog.com/AD5112):

 $R_{AW} = R_{AB} + R_W$  Bottom scale (0xFF) (10)

 $R_{AW}(D) = \frac{64-D}{64} \times R_{AB} + R_W$  From 0x00 to 0x3F (11)

 $R_{AW} = R_{TS}$  Top scale  $(0x40)$  (12)

#### [AD5114](https://www.analog.com/AD5114):

 $R_{AW} = R_{AB} + R_W$  Bottom scale (0xFF) (13)

$$
R_{AW}(D) = \frac{32 - D}{32} \times R_{AB} + R_W \quad \text{From } 0x00 \text{ to } 0x1F \quad (14)
$$

$$
R_{AW} = R_{TS} \qquad \text{Top scale} \quad (0x20) \tag{15}
$$

where:

*D* is the decimal equivalent of the binary code in the 5-/6-/7-bit RDAC register.

 $R_{AB}$  is the end-to-end resistance.

*R<sup>W</sup>* is the wiper resistance*.*

*RTS* is the wiper resistance at top scale.

In the bottom-scale condition or top-scale condition, a finite total wiper resistance of 45  $\Omega$  is present. Regardless of which setting the part is operating in, take care to limit the current between Terminal A to Terminal B, Terminal W to Terminal A, and Terminal W to Terminal B, to the maximum continuous current of ±6 mA or to the pulse current specified in [Table 6.](#page-10-0) Otherwise, degradation or possible destruction of the internal switch contact can occur.

## **Calculating the Actual End-to-End Resistance**

The resistance tolerance is stored in the internal memory during factory testing. The actual end-to-end resistance can, therefore, be calculated, which is valuable for calibration, tolerance matching, and precision applications.

The resistance tolerance in percentage is stored in fixed-point format, using an 8-bit sign magnitude binary. The data can be read back by executing Command 6 and setting Bit DB0 (A0). The MSB is the sign bit ( $0 = -$  and  $1 = +$ ) and the next four bits are the integer part. The fractional part is represented by the three LSBs, as shown in Table 11.

#### *Table 11. Tolerance Format*



For example, if  $R_{AB}$  = 10 k $\Omega$  and the data readback shows 01010010, the end-to-end resistance can be calculated as

if,  $DB[7]$  is  $0 =$  negative DB $[6:3]$  is 1010 = 10 DB[2:0] is  $010 = 2 \times 2^{-3} = 0.25$  then,

tolerance =  $-10.25%$  and, therefore, R<sub>AB</sub> = 8.975 kΩ

#### **PROGRAMMING THE POTENTIOMETER DIVIDER**

### **Voltage Output Operation**

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A that is proportional to the input voltage at A to B, as shown in Figure 48. Unlike the polarity of  $V_{DD}$  to GND, which must be positive, voltage across A-to-B, W-to-A, and W-to-B can be at either polarity.



*Figure 48. Potentiometer Mode Configuration*

Connecting Terminal A to 5 V and Terminal B to ground produces an output voltage at the Wiper W to Terminal B ranging from 0 V to 5 V. The general equation defining the output voltage at  $V_W$  with respect to ground for any valid input voltage applied to Terminal A and Terminal B, is:

$$
V_W(D) = \frac{R_{WB}(D)}{R_{AB}} \times V_A + \frac{R_{AW}(D)}{R_{AB}} \times V_B
$$
\n(16)

where:

*RWB(D)* can be obtained from [Equation 1](#page-23-0) to [Equation 6.](#page-23-0) *RAW(D)* can be obtained from [Equation 7](#page-23-0) to Equation 15.

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors,  $R_{AW}$  and  $R_{WB}$ , and not the absolute values. Therefore, the temperature drift reduces to 5 ppm/°C.

### **TERMINAL VOLTAGE OPERATING RANGE**

The AD5110/AD5112/AD5114 are designed with internal ESD diodes for protection. These diodes also set the voltage boundary of the terminal operating voltages. Positive signals present on Terminal A, Terminal B, or Terminal W that exceed  $V_{DD}$  are clamped by the forward-biased diode. There is no polarity constraint between  $V_A$ ,  $V_W$ , and  $V_B$ , but they cannot be higher than  $V_{DD}$  or lower than GND.



*Figure 49. Maximum Terminal Voltages Set by V<sub>DD</sub> and GND* 

### <span id="page-25-0"></span>**POWER-UP SEQUENCE**

Because there are diodes to limit the voltage compliance at Terminal A, Terminal B, and Terminal W [\(Figure 49](#page-24-0)), it is important to power  $V_{DD}$  first before applying any voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diode is forward-biased such that  $V_{DD}$  is powered unintentionally. The ideal power-up sequence is GND,  $V_{DD}$ ,  $V_{LOGIC}$ , digital inputs, and  $V_A$ ,  $V_B$ , and  $V_W$ . The order of powering  $V_A$ ,  $V_B$ ,  $V_W$ , and digital inputs is not important as long as they are powered after  $V_{DD}$  and  $V_{LOGIC}$ . Regardless of the power-up sequence and the ramp rates of the power supplies, once  $V_{LOGIC}$  is powered, the power-on preset activates, which restores EEPROM values to the RDAC registers.

### **LAYOUT AND POWER SUPPLY BIASING**

It is always a good practice to use compact, minimum lead length layout design. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance. It is also good practice to bypass the power supplies with quality capacitors. Low equivalent series resistance (ESR) 1 μF to 10 μF tantalum or electrolytic capacitors should be applied at the supplies to minimize any transient disturbance and to filter low frequency ripple. Figure 50 illustrates the basic supply bypassing configuration for the AD5110/AD5112/ AD5114.



*Figure 50. Power Supply Bypassing*

## <span id="page-26-0"></span>**OUTLINE DIMENSIONS**



*Figure 51. 8-Lead Frame Chip Scale Package [LFCSP] 2.00 mm × 2.00 mm Body and 0.55 mm Package Height (CP-8-10) Dimensions shown in millimeters*

Updated: November 17, 2021

## **ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

## **RAB (KΩ), RESOLUTION, AND I2C ADDRESS OPTIONS**

