

### FEATURES

- Easy to use
- Rail-to-rail output swing
- Input voltage range extends 150 mV below ground (single supply)
- Low power, 550  $\mu$ A maximum quiescent current
- Gain set with one external resistor
  - Gain range: 1 to 1000
- High accuracy dc performance
  - 0.10% gain error ( $G = 1$ )
  - 0.35% gain error ( $G > 1$ )
- Noise: 35 nV/ $\sqrt{\text{Hz}}$  RTI noise at 1 kHz
- Optimal dynamic specifications
  - 800 kHz bandwidth ( $G = 1$ )
  - 20  $\mu$ s settling time to 0.01% ( $G = 10$ )

### APPLICATIONS

- Low power medical instrumentation
- Transducer interfaces
- Thermocouple amplifiers
- Industrial process controls
- Difference amplifiers
- Low power data acquisition

### GENERAL DESCRIPTION

The AD623 is an integrated, single- or dual-supply instrumentation amplifier that delivers rail-to-rail output swing using supply voltages from 2.7 V to 12 V. The AD623 offers user flexibility by allowing single gain set resistor programming and by conforming to the 8-lead industry standard pinout configuration. With no external resistor, the AD623 is configured for unity gain ( $G = 1$ ), and with an external resistor, the AD623 can be programmed for gains of up to 1000.

The accuracy of the AD623 is the result of increasing a common-mode rejection ratio (CMRR) coincident with increasing gain. Line noise harmonics are rejected due to constant CMRR up to 200 Hz. The AD623 has a wide input common-mode range and amplifies signals with common-mode voltages as low as 150 mV below ground. The AD623 maintains optimal performance with dual and single polarity power supplies.

Table 1. Low Power Upgrades for the AD623

Part No.	Total Supply Voltage, $V_S$ (V dc)	Typical Quiescent Current, $I_Q$ ( $\mu$ A)
AD8235	5.5	30
AD8236	5.5	33
AD8237	5.5	33
AD8226	36	350
AD8227	36	325
AD8420	36	85
AD8422	36	300
AD8426	36	325 (per channel)

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Rev. G

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features .....	1
Applications .....	1
General Description .....	1
Functional Block Diagram .....	1
Revision History .....	2
Specifications .....	4
Single Supply .....	4
Dual Supplies .....	6
Specifications Common to Dual and Single Supplies .....	8
Absolute Maximum Ratings .....	9
ESD Caution .....	9
Pin Configuration and Function Descriptions .....	10
Typical Performance Characteristics .....	11
Theory of Operation .....	23
Applications Information .....	24

## REVISION HISTORY

### 9/2020—Rev. F to Rev. G

Changed AD623A to AD623ANZ, AD623ARZ and AD623B to AD623BNZ, AD623BRZ .....	Throughout
Changes to General Description Section .....	1
Changes to Figure 5 Caption, Figure 6 Caption, and Figure 8 Caption .....	10
Changes to Figure 10 Caption, Figure 11, Figure 12, Figure 13, and Figure 14 .....	12
Changes to Figure 15 to Figure 20 .....	13
Changes to Figure 21 to Figure 26 .....	14
Changes to Figure 27 to Figure 32 .....	15
Changes to Figure 33 to Figure 38 .....	16
Changes to Figure 39 to Figure 40 .....	17
Added Figure 41 to Figure 44; Renumbered Sequentially .....	17
Added Figure 45 to Figure 50 .....	18
Added Figure 51 to Figure 56 .....	19
Added Figure 57 to Figure 62 .....	20
Added Figure 63 to Figure 66 .....	21
Deleted Single-Supply Data Acquisition System Section and Figure 53; Renumbered Sequentially .....	21
Added Figure 67 to Figure 69 .....	22
Change to Figure 70 .....	23
Changes to Basic Connection Section and Reference Terminal Section .....	24
Changes to RF Interference Section .....	25
Change to Figure 77 .....	26
Changes to Figure 79 and Output Buffering Section .....	27
Changes to Input Differential and Common-Mode Range vs. Supply and Gain Section .....	28
Changes to Ordering Guide .....	32

Basic Connection .....	24
Gain Selection .....	24
Reference Terminal .....	24
Input and Output Offset Voltage Error .....	24
Input Protection .....	25
RF Interference .....	25
Grounding .....	26
Input Differential and Common-Mode Range vs. Supply and Gain .....	28
Additional Information .....	29
Evaluation Board .....	30
General Description .....	30
Outline Dimensions .....	31
Ordering Guide .....	32

### 4/2018—Rev. E to Rev. F

Changes to Gain Error Parameter, Nonlinearity Parameter, Offset Referred to the Input vs. Supply (PSR) Parameter, and Output Swing Parameter, Table 2 .....	3
Changes to Gain Error Parameter and Offset Referred to the Input vs. Supply (PSR) Parameter, Table 3 .....	5
Changes to Current Noise Parameter, Table 4 .....	7
Changes to Ordering Guide .....	26

### 6/2016—Rev. D to Rev. E

Changes to Features Section, General Description Section, and Figure 1 .....	1
Deleted Connection Diagram Section .....	1
Added Functional Block Diagram Section and Table 1; Renumbered Sequentially .....	1
Changes to Single Supply Section .....	3
Changes to Table 3 .....	6
Changed Both Dual and Single Supplies Section to Specifications Common to Dual and Single Supplies Section .....	7
Changes to Table 5 .....	8
Added Pin Configuration and Function Descriptions Section, Figure 2, and Table 6; Renumbered Sequentially .....	9
Changes to Figure 5 Caption, Figure 6 Caption, and Figure 8 Caption .....	10
Changes to Figure 17 Caption through Figure 20 Caption .....	11
Changes to Figure 21 Caption through Figure 26 Caption .....	12
Changes to Figure 27 Caption and Figure 28 Caption .....	13
Changes to Theory of Operation Section .....	17
Changes to Basic Connection Section .....	18
Changes to Input and Output Offset Voltage Error Section, and Input Protection Section .....	19

Added Additional Information Section .....23  
Added Evaluation Board Section and Figure 56 .....24  
Updated Outline Dimensions.....25  
Changes to Ordering Guide.....26

**7/2008—Rev. C to Rev. D**

Updated Format..... Universal  
Changes to Features Section and General Description Section.. 1  
Changes to Table 3 .....6

Changes to Figure 40 ..... 14  
Changes to Theory of Operation Section ..... 15  
Changes to Figure 42 and Figure 43 ..... 16  
Changes to Table 7 ..... 19  
Updated Outline Dimensions..... 22  
Changes to Ordering Guide..... 23

**9/1999—Rev. B to Rev. C**

## SPECIFICATIONS

## SINGLE SUPPLY

Typical at 25°C, single supply,  $+V_S = 5\text{ V}$ ,  $-V_S = 0\text{ V}$ , and load resistance ( $R_L$ ) = 10 k $\Omega$ , unless otherwise noted.

Table 2.

Parameter	Test Conditions/ Comments	AD623ANZ, AD623ARZ			AD623ARM			AD623BNZ, AD623BRZ			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
GAIN	$G = 1 +$ (100 k/external resistor ( $R_G$ ))										
Gain Range		1		1000	1		1000	1		1000	
Gain Error <sup>1</sup>	$G1$ output voltage ( $V_{OUT}$ ) = 0.15 V to 3.5 V $G > 1$ $V_{OUT} =$ 0.15 V to 4.5 V										
$G = 1$			0.03	0.10		0.03	0.10		0.03	0.05	%
$G = 10$			0.10	0.35		0.10	0.35		0.10	0.35	%
$G = 100$			0.10	0.35		0.10	0.35		0.10	0.35	%
$G = 1000$			0.10	0.35		0.10	0.35		0.10	0.35	%
Nonlinearity	$G1$ $V_{OUT} =$ 0.15 V to 3.5 V $G > 1$ $V_{OUT} =$ 0.15 V to 4.5 V										
$G = 1$ to 1000			50			50			50		ppm
Gain vs. Temperature											
$G = 1$			5	10		5	10		5	10	ppm/°C
$G > 1$ <sup>1</sup>			50			50			50		ppm/°C
VOLTAGE OFFSET	Total referred to input (RTI) error = $V_{OSI} + V_{OSO}/G$										
Input Offset, $V_{OSI}$			25	200		200	500		25	100	$\mu\text{V}$
Over Temperature				350			650			160	$\mu\text{V}$
Average Temperature Coefficient (Tempco)			0.1	2		0.1	2		0.1	1	$\mu\text{V}/^\circ\text{C}$
Output Offset, $V_{OSO}$			200	1000		500	2000		200	500	$\mu\text{V}$
Over Temperature				1500			2600			1100	$\mu\text{V}$
Average Tempco			2.5	10		2.5	10		2.5	10	$\mu\text{V}/^\circ\text{C}$
Offset Referred to the Input vs. Supply (PSR)											
$G = 1$		80		100	80		100	80		100	dB
$G = 10$		100		120	100		120	100		120	dB
$G = 100$		100		130	100		130	100		130	dB
$G = 1000$		100		130	100		130	100		130	dB
INPUT CURRENT											
Input Bias Current			17	25		17	25		17	25	nA
Over Temperature				27.5			27.5			27.5	nA
Average Tempco			25			25			25		pA/°C
Input Offset Current			0.25	2		0.25	2		0.25	2	nA
Over Temperature				2.5			2.5			2.5	nA
Average Tempco			5			5			5		pA/°C

Parameter	Test Conditions/ Comments	AD623ANZ, AD623ARZ			AD623ARM			AD623BNZ, AD623BRZ			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
INPUT											
Input Impedance											
Differential			2  2			2  2			2  2		$G\Omega  pF$
Common-Mode			2  2			2  2			2  2		$G\Omega  pF$
Input Voltage Range <sup>2</sup>	$V_S = 3V$ to 12V	$(-V_S) - 0.15$		$(+V_S) - 1.5$	$(-V_S) - 0.15$		$(+V_S) - 1.5$	$(-V_S) - 0.15$		$(+V_S) - 1.5$	V
Common-Mode Rejection at 60 Hz with 1 k $\Omega$ Source Imbalance G = 1	Common-mode voltage ( $V_{CM}$ ) = 0V to 3V	70	80		70	80		77	86		dB
G = 10	$V_{CM} = 0V$ to 3V	90	100		90	100		94	100		dB
G = 100	$V_{CM} = 0V$ to 3V	105	110		105	110		105	110		dB
G = 1000	$V_{CM} = 0V$ to 3V	105	110		105	110		105	110		dB
OUTPUT											
Output Swing	$R_L = 10\text{ k}\Omega$	0.2		$(+V_S) - 0.5$	0.2		$(+V_S) - 0.5$	0.2		$(+V_S) - 0.5$	V
	$R_L = 100\text{ k}\Omega$	0.05		$(+V_S) - 0.15$	0.05		$(+V_S) - 0.15$	0.05		$(+V_S) - 0.15$	V
DYNAMIC RESPONSE											
Small Signal -3 dB Bandwidth											
G = 1			800			800			800		kHz
G = 10			100			100			100		kHz
G = 100			10			10			10		kHz
G = 1000			2			2			2		kHz
Slew Rate			0.3			0.3			0.3		V/ $\mu$ s
Settling Time to 0.01%	$V_S = 5V$										
G = 1	Step size = 3.5V		30			30			30		$\mu$ s
G = 10	Step size = 4V, $V_{CM} = 1.8V$		20			20			20		$\mu$ s

<sup>1</sup> Does not include effects of external resistor,  $R_G$ .<sup>2</sup> One input grounded. G = 1.

## DUAL SUPPLIES

Typical at 25°C dual supply,  $V_s = \pm 5$  V, and  $R_L = 10$  k $\Omega$ , unless otherwise noted.

Table 3.

Parameter	Test Conditions/ Comments	AD623ANZ, AD623ARZ			AD623ARM			AD623BNZ, AD623BRZ			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>GAIN</b>											
Gain Range	$G = 1 + (100 \text{ k}/R_G)$	1		1000	1		1000	1		1000	
Gain Error <sup>1</sup>	$G1 V_{OUT} = -4.8 \text{ V to } +3.5 \text{ V}$ $G > 1 V_{OUT} = -4.8 \text{ V to } +4.5 \text{ V}$										
G = 1			0.03	0.10		0.03	0.10		0.03	0.05	%
G = 10			0.10	0.35		0.10	0.35		0.10	0.35	%
G = 100			0.10	0.35		0.10	0.35		0.10	0.35	%
G = 1000			0.10	0.35		0.10	0.35		0.10	0.35	%
Nonlinearity	$G1 V_{OUT} = -4.8 \text{ V to } +3.5 \text{ V}$ $G > 1 V_{OUT} = -4.8 \text{ V to } +4.5 \text{ V}$										
G = 1 to 1000			50			50			50		ppm
Gain vs. Temperature											
G = 1			5	10		5	10		5	10	ppm/°C
G > 1 <sup>1</sup>			50			50			50		ppm/°C
<b>VOLTAGE OFFSET</b>											
Total RTI error = $V_{OSI} + V_{OSO}/G$											
Input Offset, $V_{OSI}$			25	200		200	500		25	100	$\mu\text{V}$
Over Temperature				350			650			160	$\mu\text{V}$
Average Tempco			0.1	2		0.1	2		0.1	1	$\mu\text{V}/^\circ\text{C}$
Output Offset, $V_{OSO}$			200	1000		500	2000		200	500	$\mu\text{V}$
Over Temperature				1500			2600			1100	$\mu\text{V}$
Average Tempco			2.5	10		2.5	10		2.5	10	$\mu\text{V}/^\circ\text{C}$
Offset Referred to the Input vs. Supply (PSR)											
G = 1		80		100	80		100	80		100	dB
G = 10		100		120	100		120	100		120	dB
G = 100		100		130	100		130	100		130	dB
G = 1000		100		130	100		130	100		130	dB
<b>INPUT CURRENT</b>											
Input Bias Current			17	25		17	25		17	25	nA
Over Temperature				27.5			27.5			27.5	nA
Average Tempco			25			25			25		pA/°C
Input Offset Current			0.25	2		0.25	2		0.25	2	nA
Over Temperature				2.5			2.5			2.5	nA
Average Tempco			5			5			5		pA/°C
<b>INPUT</b>											
Input Impedance											
Differential				2  2			2  2			2  2	G $\Omega$   pF
Common-Mode				2  2			2  2			2  2	G $\Omega$   pF
Input Voltage Range <sup>2</sup>	$V_s = +2.5 \text{ V to } \pm 6 \text{ V}$	$(-V_s) - 0.15$		$(+V_s) - 1.5$	$(-V_s) - 0.15$		$(+V_s) - 1.5$	$(-V_s) - 0.15$		$(+V_s) - 1.5$	V

Parameter	Test Conditions/ Comments	AD623ANZ, AD623ARZ			AD623ARM			AD623BNZ, AD623BRZ			Unit	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Common-Mode Rejection at 60 Hz with 1 k $\Omega$ Source Imbalance G = 1	$V_{CM} =$ +3.5 V to -5.15 V	70	80		70	80		77	86		dB	
	G = 10	90	100		90	100		94	100		dB	
	G = 100	105	110		105	110		105	110		dB	
	G = 1000	105	110		105	110		105	110		dB	
OUTPUT Output Swing	$R_L = 10\text{ k}\Omega$ , $V_S = \pm 5\text{ V}$	$(-V_S) +$ 0.2		$(+V_S) -$ 0.5	$(-V_S) +$ 0.2		$(+V_S) -$ 0.5	$(-V_S) +$ 0.2		$(+V_S) -$ 0.5	V	
	$R_L = 100\text{ k}\Omega$	$(-V_S) +$ 0.05		$(+V_S) -$ 0.15	$(-V_S) +$ 0.05		$(+V_S) -$ 0.15	$(-V_S) +$ 0.05		$(+V_S) -$ 0.15	V	
DYNAMIC RESPONSE Small Signal -3 dB Bandwidth	$V_S = \pm 5\text{ V}$ , 5 V step	G = 1		800		800		800			kHz	
		G = 10		100		100		100			kHz	
		G = 100		10		10		10			kHz	
		G = 1000		2		2		2			kHz	
		Slew Rate		0.3		0.3		0.3				V/ $\mu\text{s}$
		Settling Time to 0.01%										
G = 1		30		30		30		30		$\mu\text{s}$		
G = 10		20		20		20		20		$\mu\text{s}$		

<sup>1</sup> Does not include effects of external resistor,  $R_G$ .<sup>2</sup> One input grounded. G = 1.

## SPECIFICATIONS COMMON TO DUAL AND SINGLE SUPPLIES

Table 4.

Parameter	Test Conditions/ Comments	AD623ANZ, AD623ARZ			AD623ARM			AD623BNZ, AD623BRZ			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
NOISE											
Voltage Noise, 1 kHz	Total RTI noise = $\sqrt{((e_{ni})^2 + (2e_{no}/G)^2)}$										
Input, Voltage Noise, $e_{ni}$		35			35			35			nV/ $\sqrt{\text{Hz}}$
Output, Voltage Noise, $e_{no}$		50			50			50			nV/ $\sqrt{\text{Hz}}$
RTI, 0.1 Hz to 10 Hz											
G = 1		3.0			3.0			3.0			$\mu\text{V p-p}$
G = 1000		1.5			1.5			1.5			$\mu\text{V p-p}$
Current Noise	$f = 1 \text{ kHz}$	100			100			100			fA/ $\sqrt{\text{Hz}}$
0.1 Hz to 10 Hz		2.5			2.5			2.5			pA p-p
REFERENCE INPUT											
Input Resistance, $R_{IN}$	Input voltage ( $V_{+IN}$ ) = 0 V, reference voltage ( $V_{REF}$ ) = 0 V	100 $\pm$ 20%			100 $\pm$ 20%			100 $\pm$ 20%			k $\Omega$
Input Current, $I_{IN}$		50      60			50      60			50      60			$\mu\text{A}$
Voltage Range Gain to Output		- $V_S$ + $V_S$			- $V_S$ + $V_S$			- $V_S$ + $V_S$			V V/V
		1 $\pm$ 0.0002			1 $\pm$ 0.0002			1 $\pm$ 0.0002			
POWER SUPPLY											
Operating Range	Dual supply	$\pm 2.5$		$\pm 6$	$\pm 2.5$		$\pm 6$	$\pm 2.5$		$\pm 6$	V
	Single supply	2.7		12	2.7		12	2.7		12	V
Quiescent Current	Dual supply	375		550	375		550	375		550	$\mu\text{A}$
	Single supply	305		480	305		480	305		480	$\mu\text{A}$
Over Temperature				625			625			625	$\mu\text{A}$
TEMPERATURE RANGE											
For Specified Performance		-40		+85	-40		+85	-40		+85	$^{\circ}\text{C}$



## ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
Supply Voltage	12 V
Internal Power Dissipation <sup>1</sup>	650 mW
Differential Input Voltage	±6 V
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	−65°C to +125°C
Operating Temperature Range	−40°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C

<sup>1</sup> Specification is for device in free air:  
 8-Lead PDIP Package:  $\theta_{JA} = 95^{\circ}\text{C}/\text{W}$   
 8-Lead SOIC Package:  $\theta_{JA} = 155^{\circ}\text{C}/\text{W}$   
 8-Lead MSOP Package:  $\theta_{JA} = 200^{\circ}\text{C}/\text{W}$

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	$-R_G$	Inverting Terminal of External Gain Setting Resistor, $R_G$ .
2	$-IN$	Inverting In-Amp Input.
3	$+IN$	Noninverting In-Amp Input.
4	$-V_S$	Negative Supply Terminal.
5	REF	In-Amp Output Reference Input. The voltage input establishes the common-mode voltage of the output.
6	OUTPUT	In-Amp Output.
7	$+V_S$	Positive Supply Terminal.
8	$+R_G$	Noninverting Terminal of External Gain Setting Resistor, $R_G$ .

# TYPICAL PERFORMANCE CHARACTERISTICS

At 25°C,  $V_S = \pm 5\text{ V}$ , and  $R_L = 10\text{ k}\Omega$ , unless otherwise noted.




Figure 3. Typical Distribution of Input Offset Voltage, N-8 and R-8 Package Options




Figure 6. Typical Distribution of Output Offset Voltage,  $+V_S = 5\text{ V}$ ,  $-V_S = 0\text{ V}$ ,  $V_{REF} = +0.125\text{ V}$ , N-8 and R-8 Package Options




Figure 4. Typical Distribution of Output Offset Voltage, N-8 and R-8 Package Options




Figure 7. Typical Distribution for Input Offset Current, N-8 and R-8 Package Options




Figure 5. Typical Distribution of Input Offset Voltage,  $+V_S = 5\text{ V}$ ,  $-V_S = 0\text{ V}$ ,  $V_{REF} = +0.125\text{ V}$ , N-8 and R-8 Package Options




Figure 8. Typical Distribution for Input Offset Current,  $+V_S = 5\text{ V}$ ,  $-V_S = 0\text{ V}$ ,  $V_{REF} = +0.125\text{ V}$ , N-8 and R-8 Package Options




Figure 9. Typical Distribution for CMRR (G = 1)




Figure 12. Bias Current ( $I_{BIAS}$ ) vs. Common-Mode Voltage, N-8 Package Option




Figure 10. Voltage Noise Spectral Density vs. Frequency, N-8 Package Option




Figure 13.  $I_{BIAS}$  vs. Common-Mode Voltage, RM-8 and R-8 Package Options




Figure 11. Voltage Noise Spectral Density vs. Frequency, RM-8 and R-8 Package Options




Figure 14.  $I_{BIAS}$  vs. Temperature, N-8 Package Option




Figure 15. I<sub>BIAS</sub> vs. Temperature, RM-8 and R-8 Package Options




Figure 18. I<sub>BIAS</sub> vs. Common-Mode Voltage, V<sub>S</sub> = ±2.5 V, N-8 Package Option




Figure 16. Current Noise Spectral Density vs. Frequency, N-8 Package Option




Figure 19. I<sub>BIAS</sub> vs. Common-Mode Voltage, V<sub>S</sub> = ±2.5 V, RM-8 and R-8 Package Option




Figure 17. Current Noise Spectral Density vs. Frequency, RM-8 and R-8 Package Options




Figure 20. 0.1 Hz to 10 Hz Current Noise (0.71 pA/DIV), N-8 Package Option




Figure 21. 0.1 Hz to 10 Hz Current Noise vs. Time, RM-8 and R-8 Package Option

00778-121




Figure 24. Common-Mode Rejection vs. Frequency,  $+V_S = 5\text{ V}$ ,  $-V_S = 0\text{ V}$ ,  $V_{REF} = 2.5\text{ V}$ , for Various Gain Settings, N-8 Package Option

00778-017




Figure 22. 0.1 Hz to 10 Hz RTI Voltage Noise (1 DIV = 1  $\mu\text{V}$  p-p), N-8 Package Option

00778-016




Figure 25. Common-Mode Rejection vs. Frequency,  $+V_S = 5\text{ V}$ ,  $-V_S = 0\text{ V}$ ,  $V_{REF} = 2.5\text{ V}$ , for Various Gain Settings, RM-8 and R-8 Package Options

00778-125




Figure 23. RTI Voltage Noise, 0.1 Hz to 10 Hz vs. Time, RM-8 and R-8 Package Options

00778-123




Figure 26. Common-Mode Rejection vs. Frequency for Various Gain Settings, N-8 Package Option

00778-018




Figure 27. Common-Mode Rejection vs. Frequency for Various Gain Settings, RM-8 and R-8 Package Options




Figure 28. Gain vs. Frequency ( $+V_S = 5\text{ V}$ ,  $-V_S = 0\text{ V}$ ),  $V_{REF} = 2.5\text{ V}$ , for Various Gain Settings, N-8 Package Option




Figure 29. Gain vs. Frequency ( $+V_S = 5\text{ V}$ ,  $-V_S = 0\text{ V}$ ),  $V_{REF} = 2.5\text{ V}$ , for Various Gain Settings, RM-8 and R-8 Package Options




Figure 30. Common-Mode Input vs. Maximum Output Voltage,  $G = 1$ ,  $R_L = 100\text{ k}\Omega$  for Two Supply Voltages, N-8 Package Option




Figure 31. Common-Mode Input vs. Maximum Output Voltage,  $G = 1$ ,  $R_L = 100\text{ k}\Omega$  for Two Supply Voltages, RM-8 and R-8 Package Options




Figure 32. Common-Mode Input vs. Maximum Output Voltage,  $G \geq 10$ ,  $R_L = 100\text{ k}\Omega$ , for Two Supply Voltages, N-8 Package Option




Figure 33. Common-Mode Input vs. Maximum Output Voltage,  $G \geq 10$ ,  $R_L = 100\text{ k}\Omega$ , for Two Supply Voltages, RM-8 and R-8 Package Options




Figure 36. Common-Mode Input vs. Maximum Output Voltage,  $G \geq 10$ ,  $+V_S = 5\text{ V}$ ,  $-V_S = 0\text{ V}$ ,  $R_L = 100\text{ k}\Omega$ , N-8 Package Option




Figure 34. Common-Mode Input vs. Maximum Output Voltage,  $G = 1$ ,  $+V_S = 5\text{ V}$ ,  $-V_S = 0\text{ V}$ ,  $R_L = 100\text{ k}\Omega$ , N-8 Package Option




Figure 37. Common-Mode Input vs. Maximum Output Voltage,  $G \geq 10$ ,  $+V_S = 5\text{ V}$ ,  $-V_S = 0\text{ V}$ ,  $R_L = 100\text{ k}\Omega$ , RM-8 and R-8 Package Options




Figure 35. Common-Mode Input vs. Maximum Output Voltage,  $G = 1$ ,  $+V_S = 5\text{ V}$ ,  $-V_S = 0\text{ V}$ ,  $R_L = 100\text{ k}\Omega$ , RM-8 and R-8 Package Options




Figure 38. Positive Power Supply Rejection Ratio (PSRR) vs. Frequency, N-8 Package Option






Figure 39. Positive PSRR vs. Frequency, RM-8 and R-8 Package Options




Figure 42. Negative PSRR vs. Frequency for Various Gain Settings, N-8 Package Option




Figure 40. Positive PSRR vs. Frequency,  $+V_S = 5V$ ,  $-V_S = 0V$ , for Various Gain Settings, N-8 Package Option




Figure 43. Negative PSRR vs. Frequency for Various Gain Settings, RM-8 and R-8 Package Options




Figure 41. Positive PSRR vs. Frequency,  $+V_S = 5V$ ,  $-V_S = 0V$ , for Various Gain Settings, RM-8 and R-8 Package Options




Figure 44. Large Signal Response,  $G \leq 10$  for Two Supply Voltages




Figure 45. Settling Time to 0.01% vs. Gain, for a 5 V Step at Output,  $C_L = 100$  pF




Figure 48. Large Signal Pulse Response and Settling Time,  $G = -10$  ( $0.250$  mV = 0.01%),  $C_L = 100$  pF, N-8 Package Option




Figure 46. Large Signal Pulse Response and Settling Time,  $G = -1$  ( $0.250$  mV = 0.01%),  $C_L = 100$  pF, N-8 Package Option




Figure 49. Large Signal Pulse Response and Settling Time,  $G = -10$  ( $0.250$  mV = 0.01%),  $C_L = 100$  pF, RM-8 and R-8 Package Options




Figure 47. Large Signal Pulse Response and Settling Time,  $G = -1$  ( $0.250$  mV = 0.01%),  $C_L = 100$  pF, RM-8 and R-8 Package Options




Figure 50. Large Signal Pulse Response and Settling Time,  $G = 100$ ,  $C_L = 100$  pF, N-8 Package Option




Figure 51. Large Signal Pulse Response and Settling Time,  $G = 100$ ,  $C_L = 100$  pF, RM-8 and R-8 Package Options




Figure 54. Small Signal Pulse Response,  $G = 1$ ,  $R_L = 10$  k $\Omega$ ,  $C_L = 100$  pF, N-8 Package Option




Figure 52. Large Signal Pulse Response and Settling Time,  $G = -1000$  ( $5$  mV = 0.01%),  $C_L = 100$  pF, N-8 Package Option




Figure 55. Small Signal Pulse Response,  $G = 1$ ,  $R_L = 10$  k $\Omega$ ,  $C_L = 100$  pF, RM-8 and R-8 Package Options




Figure 53. Large Signal Pulse Response and Settling Time,  $G = -1000$  ( $5$  mV = 0.01%),  $C_L = 100$  pF, RM-8 and R-8 Package Options




Figure 56. Small Signal Pulse Response,  $G = 10$ ,  $R_L = 10$  k $\Omega$ ,  $C_L = 100$  pF, N-8 Package Option




Figure 57. Small Signal Pulse Response,  $G = 10$ ,  $R_L = 10\text{ k}\Omega$ ,  $C_L = 100\text{ pF}$ , RM-8 and R-8 Package Options




Figure 60. Small Signal Pulse Response,  $G = 1000$ ,  $R_L = 10\text{ k}\Omega$ ,  $C_L = 100\text{ pF}$ , N-8 Package Option




Figure 58. Small Signal Pulse Response,  $G = 100$ ,  $R_L = 10\text{ k}\Omega$ ,  $C_L = 100\text{ pF}$ , N-8 Package Option




Figure 61. Small Signal Pulse Response,  $G = 1000$ ,  $R_L = 10\text{ k}\Omega$ ,  $C_L = 100\text{ pF}$ , RM-8 and R-8 Package Options




Figure 59. Small Signal Pulse Response,  $G = 100$ ,  $R_L = 10\text{ k}\Omega$ ,  $C_L = 100\text{ pF}$ , RM-8 and R-8 Package Options




Figure 62. Gain Nonlinearity,  $G = -1$  (50 ppm/DIV), N-8 Package Option




Figure 63. Gain Nonlinearity vs. Output Voltage,  $G = -1$ , RM-8 and R-8 Package Options




Figure 65. Gain Nonlinearity vs. Output Voltage,  $G = -10$ , RM-8 and R-8 Package Options




Figure 64. Gain Nonlinearity,  $G = -10$  (6 ppm/DIV), N-8 Package Option




Figure 66. Gain Nonlinearity,  $G = -100$ , 15 ppm/DIV, N-8 Package Option




Figure 67. Gain Nonlinearity vs. Output Voltage,  $G = -100$ , RM-8 and R-8 Package Options




Figure 69. Positive and Negative Output Voltage Swing vs. Output Current, RM-8 and R-8 Package Options




Figure 68. Output Voltage Swing vs. Output Current, N-8 Package Option

## THEORY OF OPERATION

The AD623 is an instrumentation amplifier based on a modified classic 3-op-amp approach to ensure single- or dual-supply operation even at common-mode voltages at the negative supply rail. Low voltage offsets (input and output), absolute gain accuracy, and one external resistor to set the gain make the AD623 a versatile instrumentation amplifier.

The input signal is applied to positive-negative-positive (PNP) transistors acting as voltage buffers and providing a common-mode signal to the input amplifiers (see Figure 70). An absolute value 50 kΩ resistor in each amplifier feedback ensures gain programmability.

The differential output is

$$V_o = \left( 1 + \frac{100 \text{ k}\Omega}{R_G} \right) V_C$$

The differential voltage is then converted to a single-ended voltage using the output amplifier, which also rejects any common-mode signal at the output of the input amplifiers.

Because the amplifiers can swing to either supply rail, as well as have their common-mode range extended to below the negative supply rail, the range over which the AD623 can operate is further enhanced (see Figure 30, Figure 31, Figure 32, and Figure 33).

The output voltage at Pin 6 (OUTPUT) is measured with respect to the potential at Pin 5 (REF). The impedance of the REF

pin is 100 kΩ. Therefore, in applications requiring voltage conversion, a small resistor between Pin 5 (REF) and Pin 6 (OUTPUT) is all that is needed.




Figure 70. Simplified Schematic

Because of the voltage feedback topology of the internal op amps, the bandwidth of the instrumentation amplifier decreases with increasing gain. At unity gain, the output amplifier limits the bandwidth.

## APPLICATIONS INFORMATION

### BASIC CONNECTION

Figure 71 and Figure 72 show the basic connection circuits for the AD623. The  $+V_S$  and  $-V_S$  terminals are connected to the power supply. The supply can be either bipolar ( $V_S = \pm 2.5$  V to  $\pm 6$  V) or single supply ( $-V_S = 0$  V,  $+V_S = 2.7$  V to 12 V). Capacitively decouple power supplies close to the power pins of the device. For optimal results, use surface-mount 0.1  $\mu$ F ceramic chip capacitors and 10  $\mu$ F electrolytic tantalum capacitors.




Figure 71. Dual-Supply Basic Connection




Figure 72. Single-Supply Basic Connection

The input voltage, which can be either single-ended (tie either  $-IN$  or  $+IN$  to ground) or differential, is amplified by the programmed gain. The output signal appears as the voltage difference between the  $OUTPUT$  pin and the externally applied voltage on the  $REF$  input. For a ground referenced output, ground  $REF$ .

### GAIN SELECTION

The gain of the AD623 is programmed by the  $R_G$  resistor, or more precisely, by whatever impedance appears between Pin 1 and Pin 8. The AD623 offers accurate gains using 0.1% to 1% tolerance resistors. Table 7 shows the required values of  $R_G$  for the various gains. Note that for  $G = 1$ , the  $R_G$  terminals are unconnected ( $R_G = \infty$ ). For any arbitrary gain,  $R_G$  can be calculated by

$$R_G = 100 \text{ k}\Omega / (G - 1)$$

Table 7. Required Values of Gain Resistors

Desired Gain	1% Standard Table Value of $R_G$	Calculated Gain Using 1% Resistors
2	100 k $\Omega$	2
5	24.9 k $\Omega$	5.02
10	11 k $\Omega$	10.09
20	5.23 k $\Omega$	20.12
33	3.09 k $\Omega$	33.36
40	2.55 k $\Omega$	40.21
50	2.05 k $\Omega$	49.78
65	1.58 k $\Omega$	64.29
100	1.02 k $\Omega$	99.04
200	499 $\Omega$	201.4
500	200 $\Omega$	501
1000	100 $\Omega$	1001

### REFERENCE TERMINAL

The reference terminal potential defines the zero output voltage and is especially useful when the load does not share a precise ground with the rest of the system. The reference terminal provides a direct means of injecting a precise offset to the output. The reference terminal is also useful when bipolar signals are being amplified because the terminal can provide a virtual ground voltage. The voltage on the reference terminal can vary from  $-V_S$  to  $+V_S$ .

### INPUT AND OUTPUT OFFSET VOLTAGE ERROR

The offset voltage ( $V_{OS}$ ) of the AD623 is attributed to two sources: those originating in the two input stages where the instrumentation amplifier gain is established, and those originating in the subtractor output stage. The output error is divided by the programmed gain when referred to the input. In practice, the input errors dominate at high gain settings, whereas the output error prevails when the gain is set at or near unity.

Calculate the  $V_{OS}$  error for any given gain as follows:

$$\begin{aligned} \text{Total Error Referred to Input (RTI)} \\ = \text{Input Error} + (\text{Output Error}/G) \end{aligned}$$

$$\begin{aligned} \text{Total Error Referred to Output (RTO)} \\ = (\text{Input Error} \times G) + \text{Output Error} \end{aligned}$$

The RTI offset errors and noise voltages for different gains are listed in Table 8.



**INPUT PROTECTION**

Internal supply referenced clamping diodes allow the input, reference, output, and gain terminals of the AD623 to safely withstand overvoltages of 0.3 V above or below the supplies. This overvoltage protection is true at all gain settings and when cycling power on and off. Overvoltage protection is particularly important because the signal source and amplifier can be powered separately.

If the overvoltage exceeds this value, limit the current through these diodes to about 10 mA using external current-limiting resistors (see Figure 73). The size of this resistor is defined by the supply voltage and the required overvoltage protection.





Figure 73. Input Protection

**RF INTERFERENCE**

All instrumentation amplifiers can rectify high frequency out-of-band signals. When rectified, these signals appear as dc offset errors at the output. The circuit in Figure 74 provides RFI suppression without reducing performance within the pass band of the instrumentation amplifier. Resistor 1 (R1) and Capacitor 1 (C1), and likewise, Resistor 2 (R2) and Capacitor 2 (C2), form a low-pass resistor capacitor (RC) filter that has a -3 dB bandwidth equal to  $f = 1/(2 \pi R1C1)$ . Using the component values shown in Figure 74, this filter has a -3 dB bandwidth of approximately 40 kHz. The R1 and R2 resistors were chosen to be large enough to isolate the input of the circuit from the capacitors but not large

enough to significantly increase the noise of the circuit. To preserve common-mode rejection in the pass band of the amplifier, the C1 and C2 capacitors must be ±5% tolerance, or low cost 20% capacitors can be tested and binned to provide closely matched devices.



NOTES:  
1. LOCATE C1 TO C3 AS CLOSE TO THE INPUT PINS AS POSSIBLE.

Figure 74. Circuit to Attenuate RF Interference

C3 is needed to maintain common-mode rejection at low frequencies. R1 and R2, as well as C1 and C2, form a bridge circuit whose output appears across the input pins of the instrumentation amplifier. Any mismatch between C1 and C2 unbalances the bridge and reduces the common-mode rejection. C3 ensures that any RF signals are common-mode (the same on both instrumentation amplifier inputs) and are not applied differentially. This second low-pass network,  $R1 + R2$  and C3, has a -3 dB frequency equal to  $1/(2\pi(R1 + R2)(C3))$ . Using a C3 value of 0.047 μF, the -3 dB signal bandwidth of this circuit is approximately 400 Hz. The typical dc offset shift over frequency is less than 1.5 μV, and the RF signal rejection of the circuit is greater than 71 dB. The 3 dB signal bandwidth of this circuit can be increased to 900 Hz by reducing R1 and R2 to 2.2 kΩ. The performance is similar to using 4 kΩ resistors, except that the circuitry preceding the instrumentation amplifier must drive a lower impedance load.

Table 8. RTI Error Sources

Gain	Maximum Total Input Offset Error (μV)		Maximum Total Input Offset Drift (μV/°C)		Total Input Referred Noise (nV/√Hz)	
	AD623ANZ, AD623ARZ	AD623BNZ, AD623BRZ	AD623ANZ, AD623ARZ	AD623BNZ, AD623BRZ	AD623ANZ, AD623ARZ	AD623BNZ, AD623BRZ
1	1200	600	12	11	62	62
2	700	350	7	6	45	45
5	400	200	4	3	38	38
10	300	150	3	2	35	35
20	250	125	2.5	1.5	35	35
50	220	110	2.2	1.2	35	35
100	210	105	2.1	1.1	35	35
1000	200	100	2	1	35	35

The circuit in Figure 74 must be built using a printed circuit board (PCB) with a ground plane on both sides. All component leads must be as short as possible. The R1 and R2 resistors can be common 1% metal film units. However, the C1 and C2 capacitors must be  $\pm 5\%$  tolerance devices to avoid degrading the common-mode rejection of the circuit. Either the traditional 5% silver mica units or Panasonic  $\pm 2\%$  polyphenylene sulfide (PPS) film capacitors are recommended.

In many applications, shielded cables minimize noise. For optimal CMR over frequency, the shield must be properly driven. Figure 75 shows an active guard driver that is configured to improve ac common-mode rejection by bootstrapping the capacitances of input cable shields, thus minimizing the capacitance mismatch between the inputs.




Figure 75. Common-Mode Shield Driver

**GROUNDING**

Because the AD623 output voltage is developed with respect to the potential on the reference terminal, many grounding

problems can be solved by simply tying the REF pin to the appropriate local ground. Tie the REF pin to a low impedance point for optimal CMR.

The use of ground planes is recommended to minimize the impedance of ground returns (and therefore the size of dc errors). To isolate low level analog signals from a noisy digital environment, many data acquisition components have separate analog and digital ground returns (see Figure 76). All ground pins from mixed signal components, such as analog-to-digital converters (ADCs), must be returned through the high quality analog ground plane. Maximum isolation between analog and digital is achieved by connecting the ground planes back at the supplies. The digital return currents from the ADC that flow in the analog ground plane, in general, have a negligible effect on noise performance.

If there is only a single power supply available, it must be shared by both digital and analog circuitry. Figure 77 shows how to minimize interference between the digital and analog circuitry. As in the previous case, use separate analog and digital ground planes (reasonably thick traces can be used as an alternative to a digital ground plane). Connect these ground planes at the ground pin of the power supply. Run separate traces from the power supply to the supply pins of the digital and analog circuits. Ideally, each device has its own power supply trace, but these can be shared by a number of devices, as long as a single trace is not used to route current to both digital and analog circuitry.




Figure 76. Optimal Grounding Practice for a Bipolar Supply Environment with Separate Analog and Digital Supplies




Figure 77. Optimal Ground Practice in a Single-Supply Environment

**Ground Returns for Input Bias Currents**

Input bias currents are dc currents that must flow to bias the input transistors of an amplifier, which are usually transistor base currents. When amplifying floating input sources, such as transformers or ac-coupled sources, there must be a direct dc path into each input so that the bias current can flow. Figure 78, Figure 79, and Figure 80 show how a bias current path can be provided for transformer coupling, thermocouple, and capacitive ac coupling. In dc-coupled resistive bridge applications, providing this path is generally not necessary because the bias current simply flows from the bridge supply through the bridge into the amplifier. However, if the impedances that the two inputs see are large and differ by a large amount ( $>10\text{ k}\Omega$ ), the offset current of the input stage causes dc errors proportional with the input offset voltage of the amplifier.




Figure 78. Ground Returns for Bias Currents with Transformer-Coupled Inputs




Figure 79. Ground Returns for Bias Currents with Thermocouple Inputs




Figure 80. Ground Returns for Bias Currents with AC-Coupled Inputs

**Output Buffering**

The AD623 is designed to drive loads of  $10\text{ k}\Omega$  or greater. If the load is less than this value, the output of the AD623 must be buffered with a precision single-supply op amp, such as the OP113. This op amp can swing from  $0\text{ V}$  to  $4\text{ V}$  on its output while driving a load as small as  $600\ \Omega$  (see Figure 81). Table 9 summarizes the performance of some buffer op amps.




Figure 81. Output Buffering

**Table 9. Buffering Options**

Op Amp	Description
OP113	Single-supply, high output current
OP191	Rail-to-rail input and output, low supply current

**Amplifying Signals with Low Common-Mode Voltage**

Because the common-mode input range of the AD623 extends  $0.1\text{ V}$  below ground, it is possible to measure small differential signals that have low or no common-mode component. Figure 82 shows a thermocouple application where one side of the J-type thermocouple is grounded.




Figure 82. Amplifying Bipolar Signals with Low Common-Mode Voltage

Over a temperature range of  $-200^\circ\text{C}$  to  $+200^\circ\text{C}$ , the J-type thermocouple delivers a voltage ranging from  $-7.890\text{ mV}$  to  $+10.777\text{ mV}$ . A programmed gain on the AD623 of 100 ( $R_G = 1.02\text{ k}\Omega$ ) and a voltage on the REF pin of  $2\text{ V}$  result in the output voltage ranging from  $1.110\text{ V}$  to  $3.077\text{ V}$  relative to ground.

## INPUT DIFFERENTIAL AND COMMON-MODE RANGE vs. SUPPLY AND GAIN

Figure 83 shows a simplified block diagram of the AD623. The voltages at the outputs of Amplifier 1 (A1) and Amplifier 2 (A2) are given by

$$\begin{aligned} V_{A2} &= V_{CM} + V_{DIFF}/2 + 0.6 \text{ V} + V_{DIFF} \times R_F/R_G \\ &= V_{CM} + 0.6 \text{ V} + V_{DIFF} \times \text{Gain}/2 \end{aligned}$$

$$\begin{aligned} V_{A1} &= V_{CM} - V_{DIFF}/2 + 0.6 \text{ V} + V_{DIFF} \times R_F/R_G \\ &= V_{CM} + 0.6 \text{ V} - V_{DIFF} \times \text{Gain}/2 \end{aligned}$$




Figure 83. Simplified Block Diagram

The voltages on these internal nodes are critical in determining whether the output voltage is clipped. The  $V_{A1}$  and  $V_{A2}$  voltages can swing from approximately 10 mV above the negative supply ( $-V_S$  or ground) to within approximately 100 mV of the positive rail before clipping occurs. Based on this, and from the previous equations, the maximum and minimum input common-mode voltages are given by the following equations:

$$V_{CMMAX} = +V_S - 0.7 \text{ V} - V_{DIFF} \times \text{Gain}/2$$

$$V_{CMMIN} = -V_S - 0.590 \text{ V} + V_{DIFF} \times \text{Gain}/2$$

These equations can be rearranged to give the maximum possible differential voltage (positive or negative) for a particular common-mode voltage, gain, and power supply. Because the signals on A1 and A2 can clip on either rail, the maximum differential voltage is the lesser of the two equations.

$$|V_{DIFFMAX}| = 2 (+V_S - 0.7 \text{ V} - V_{CM})/\text{Gain}$$

$$|V_{DIFFMAX}| = 2 (V_{CM} - -V_S + 0.590 \text{ V})/\text{Gain}$$

However, the range on the differential input voltage range is also constrained by the output swing. Therefore, the range of  $V_{DIFF}$  may need to be lower according to the following equation:

$$\text{Input Range} \leq \text{Available Output Swing}/\text{Gain}$$

For a bipolar input voltage with a common-mode voltage that is roughly half way between the rails,  $V_{DIFFMAX}$  is half the value that the previous equations yield because the REF pin is at midsupply. Note that the available output swing is given for different supply conditions in the Specifications section.

The equations can be rearranged to result in the maximum gain for a fixed set of input conditions. The maximum gain is the lesser of the two equations.

$$\text{Gain}_{MAX} = 2 (+V_S - 0.7 \text{ V} - V_{CM})/V_{DIFF}$$

$$\text{Gain}_{MAX} = 2 (V_{CM} - -V_S + 0.590 \text{ V})/V_{DIFF}$$

Again, it is recommended that the resulting gain multiplied by the input range is less than the available output swing. If this is not the case, the maximum gain is given by

$$\text{Gain}_{MAX} = \text{Available Output Swing}/\text{Input Range}$$

Also, for bipolar inputs (that is, input range =  $2 V_{DIFF}$ ), the maximum gain is half the value yielded by the previous equations because the REF pin must be at midsupply.

The maximum gain and resulting output swing for different input conditions is shown in Table 10. Output voltages are referenced to the voltage on the REF pin.

For the purposes of computation, it is necessary to break down the input voltage into its differential and common-mode components. Therefore, when one of the inputs is grounded or at a fixed voltage, the common-mode voltage changes as the differential voltage changes. An example of this is the thermocouple amplifier in Figure 82. The inverting input on the AD623 is grounded. Therefore, when the input voltage is  $-10 \text{ mV}$ , the voltage on the noninverting input is  $-10 \text{ mV}$ . For the purpose of the signal swing calculations, this input voltage must be composed of a common-mode voltage of  $-5 \text{ mV}$  (that is,  $(+IN + -IN)/2$ ) and a differential input voltage of  $-10 \text{ mV}$  (that is,  $+IN - -IN$ ).

Table 10. Maximum Attainable Gain and Resulting Output Swing for Different Input Conditions

V <sub>CM</sub> (V)	Differential Voltage (V <sub>DIFF</sub> )	REF Pin (V)	Supply Voltages (V)	Maximum Gain	Closest 1% Gain Resistor	Resulting Gain	Output Swing (V)
0	±10 mV	2.5	+5	118	866 Ω	116	±1.2
0	±100 mV	2.5	+5	11.8	9.31 kΩ	11.7	±1.1
0	±10 mV	0	±5	490	205 Ω	488	±4.8
0	±100 mV	0	±5	49	2.1 kΩ	48.61	±4.8
0	±1 V	0	±5	4.9	26.1 kΩ	4.83	±4.8
2.5	±10 mV	2.5	+5	242	422 Ω	238	±2.3
2.5	±100 mV	2.5	+5	24.2	4.32 kΩ	24.1	±2.4
2.5	±1 V	2.5	+5	2.42	71.5 kΩ	2.4	±2.4
1.5	±10 mV	1.5	+3	142	715 Ω	141	±1.4
1.5	±100 mV	1.5	+3	14.2	7.68 kΩ	14	±1.4
0	±10 mV	1.5	+3	118	866 Ω	116	±1.1
0	±100 mV	1.5	+3	11.8	9.31 kΩ	11.74	±1.1

### ADDITIONAL INFORMATION

For an updated design of the [AD623](#), see the [AD8223](#).

For a selection guide to all Analog Devices instrumentation amplifiers, see the [Instrumentation Amplifiers](#) page on the Analog Devices website at [www.analog.com/inamps](http://www.analog.com/inamps).

For additional information on instrumentation amplifiers, refer to the following:

- [MT-061](#), *Instrumentation Amplifier (In-Amp) Basics*
- [MT-070](#), *In-Amp Input RFI Protection*
- *A Designer's Guide to Instrumentation Amplifiers*, Counts, Lew and Charles Kitchen

## EVALUATION BOARD

### GENERAL DESCRIPTION

The [EVAL-INAMP-62RZ](#) can be used to evaluate the [AD620](#), [AD621](#), [AD622](#), [AD623](#), [AD627](#), [AD8223](#), and [AD8225](#) instrumentation amplifiers. In addition to the basic in-amp connection, circuit options enable the user to adjust the offset voltage, apply an output reference, or provide shield drivers with user supplied components. The board is shipped with an assortment of instrumentation amplifier ICs in the legacy SOIC pinout, such as the [AD620](#), [AD621](#), [AD622](#), [AD623](#), [AD8223](#), and [AD8225](#). The board also has an alternative footprint for a through-hole, 8-lead PDIP.

Figure 84 shows a photograph of the evaluation boards for all Analog Devices instrumentation amplifiers. For additional information, see the [EVAL-INAMP](#) user guide ([UG-261](#)).





Figure 84. Evaluation Boards for Analog Devices In-Amps


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-001  
 CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 85. 8-Lead Plastic Dual In-Line Package [PDIP] Narrow Body (N-8)  
 Dimensions shown in inches and (millimeters)

070606-A



COMPLIANT TO JEDEC STANDARDS MS-012-AA  
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 86. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8)  
 Dimensions shown in millimeters and (inches)

012407-A