| ANALOG
| DEVICES

12-Bit Power Amplifier Current Controller with ADC, DACs, and Temperature and Current Sensors

Data Sheet **[AD7293](http://www.analog.com/AD7293?doc=AD7293.pdf)**

FEATURES

4 closed-loop power amplifier (PA) drain current controllers Built-in PA protection, sequencing, and alert features Compatible with both depletion mode and enhancement mode power amplifiers Highly integrated 4 uncommitted 12-bit analog-to-digital converter (ADC) inputs ±0.5 LSB typical integral nonlinearity (INL) Eight 12-bit voltage digital-to-analog converters (DACs) 1.3 µs maximum settling 4 high-side current sense amplifiers, ±0.1% gain error 2 external temperature sensor inputs, ±1.1°C accuracy Internal temperature sensor, ±1.25°C accuracy 2.5 V on-chip reference Flexible monitoring and control ranges ADC input ranges: 0 V to 1.25 V, 0 V to 2.5 V, and 0 V to 5 V Bipolar DAC ranges: 0 V to +5 V, −4 V to +1 V, and −5 V to 0 V Bipolar DAC reset and clamping relative to VCLAMPx voltage Unipolar DAC ranges: 0 V to 5 V, 2.5 V to 7.5 V, and 5 V to 10 V Current sense gain: 6.25, 12.5, 25, 50, 100, and more Adjustable closed-loop setpoint ramp time High-side voltage current sensing 4 current sense inputs 4 V to AVSS + 60 V, ±200 mV input range Small package and flexible interface Serial port interface (SPI) with V_{DRIVE} supporting 1.8 V, 3 V, and **5 V interfaces**

56-lead LFCSP

Temperature range: −40°C to +125°C

APPLICATIONS

GaN and GaAs power amplifier monitoring and controls Base station power amplifiers General-purpose system monitoring and controls

GENERAL DESCRIPTION

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) is a PA drain current controller containing functionality for general-purpose monitoring and control of current, voltage, and temperature, integrated into a single chip solution with an SPI-compatible interface.

The device features a 4-channel, 12-bit successive approximation register (SAR) ADC, eight 12-bit DACs (four bipolar and four unipolar with output ranges that can be configured to shut down under external pin control), a ±1.25°C accurate internal temperature sensor, and eight general-purpose input/output (GPIO) pins.

Rev. D [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD7293.pdf&product=AD7293&rev=D)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM

The device also includes limit registers for alert functions and four high-side current sense amplifiers to measure current across external shunt resistors. These amplifiers can be optionally set to operate as part of four independent closed-loop drain current controllers.

A high accuracy 2.5 V internal reference is provided to drive the DACs and the ADC. The 12-bit ADC monitors and digitizes the internal temperature sensor, and two inputs are included for the external diode temperature sensors.

Note that throughout this data sheet, multifunction pins, such as GPIO4/ALERT1, are referred to either by the entire pin name or by a single function of the pin, for example, ALERT1, when only that function is relevant.

PRODUCT HIGHLIGHTS

- 1. Four independent closed-loop drain current controllers.
- 2. Built-in monitoring, sequencing, and alert features.
- 3. Compatible with both depletion mode and enhancement mode power amplifiers.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2016–2018 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

 $\mathbf{1}$

REVISION HISTORY

5/2018—Rev. B to Rev. C

1/2018—Rev. A to Rev. B

6/2016—Revision A: Initial Version

FUNCTIONAL BLOCK DIAGRAMS

Figure 2. Closed-Loop Functional Block Diagram

SPECIFICATIONS

ADC

 AV_{DD} , DV_{DD} , $DACV_{DD-BI} = 4.5$ V to 5.5 V (connect AV_{DD} and $DACV_{DD-BI}$ to the same potential), $DACV_{DD-UNI} = 5$ V, $AV_{SS} = -5$ V, $PAV_{DD} = 5$ 5 V, AGND = DGND = 0 V, VREFIN = 2.5 V internal or external; V_{DRIVE} = 1.7 V to 5.5 V; T_A = −40°C to +125°C, unless otherwise noted.

Data Sheet **[AD7293](http://www.analog.com/AD7293?doc=AD7293.pdf)**

¹ See th[e Analog-to-Digital Converter \(ADC\) Overview](#page-21-1) section for more details.

 2 Guaranteed by design and characterization; not production tested.

³ V_{IN−} = 0 V for specified performance.

 $4 V_{IN+}$ and V_{IN-} must remain within GND and AV_{DD}.

DAC

 AV_{DD} , DV_{DD} , $DACV_{DD-BI} = 4.5$ V to 5.5 V (connect AV_{DD} and $DACV_{DD-BI}$ to the same potential), $DACV_{DD-UNI} = 5$ V, $AV_{SS} = -5$ V, $PAV_{DD} = 5$ 5 V, AGND = DGND = 0 V, VREFIN = 2.5 V internal or external; V_{DRIVE} = 1.7 V to 5.5 V; T_A = −40°C to +125°C, unless otherwise noted.

Table 2.

¹ Specification tested with output unloaded. Linearity calculated using best fit line method and based on a reduced code range equivalent to 100 mV within either side of supply or ground \pm 82 codes.

² Guaranteed by design and characterization; not production tested.

³ All unipolar DACs must be enabled with an output code set to a minimum code of 41 LSBs.

TEMPERATURE SENSOR

 AV_{DD} , DV_{DD} , $DACV_{DD-BI} = 4.5$ V to 5.5 V (connect AV_{DD} and $DACV_{DD-BI}$ to the same potential), $DACV_{DD-UNI} = 5$ V, $AV_{SS} = -5$ V, $PAV_{DD} = 5$ 5 V, AGND = DGND = 0 V, VREFIN = 2.5 V internal or external; VDRIVE = 1.7 V to 5.5 V; T_A = -40°C to +125°C, unless otherwise noted. **Table 3.**

¹ Guaranteed by design and characterization; not production tested.

² Guaranteed functional to −55°C by design but accuracy is not guaranteed.

CURRENT SENSOR

 AV_{DD} , DV_{DD} , $DACV_{DD-BI} = 4.5$ V to 5.5 V (connect AV_{DD} and $DACV_{DD-BI}$ to the same potential), $DACV_{DD-DNI} = 5$ V, $AV_{SS} = -5$ V, $PAV_{DD} = 5$ V, $AGND = DGND = 0$ V, $V_{REEN} = 2.5$ V internal or external; $V_{DRIVE} = 1.7$ V to 5.5 V; $T_A = -40^{\circ}C$ to +125 $^{\circ}C$, gain = 6.25, unless otherwise noted.

Table 4.

¹ Where x is 0, 1, 2, or 3.

² Guaranteed by design and characterization; not production tested.

CLOSED-LOOP SPECIFICATIONS

 AV_{DD} , DV_{DD} , $DACV_{DD-BI} = 4.5$ V to 5.5 V (connect AV_{DD} and $DACV_{DD-BI}$ to the same potential), $DACV_{DD-UNI} = 5$ V, $AV_{SS} = -5$ V, $PAV_{DD} = 5$ 5 V, AGND = DGND = 0 V, VREFIN = 2.5 V internal or external; VDRIVE = 1.7 V to 5.5 V; T_A = -40°C to +125°C, unless otherwise noted. Power amplifier transconductance = 1 S to 5 S, and external gate filter time constant (τ G) = 5 µs to 50 µs.

Table 5.

¹ Power amplifier characteristic dependent.

² Guaranteed by design and characterization; not production tested.

³ Expressed as a function of the internal oscillator frequency.

GENERAL

DV_{DD}, AV_{DD}, DACV_{DD-BI} = 4.5 V to 5.5 V (connect AV_{DD} and DACV_{DD-BI} to the same potential), DACV_{DD-BI} = 5 V, AV_{SS} = −5 V, RSx+ = AV_{DD} to 55 V, AGND = DGND = 0 V, VREFIN = 2.5 V internal or external, V_{DRIVE} = 1.7 V to 5.5 V, T_A = -40°C to +125°C, unless otherwise noted. **Table 6.**

¹ Guaranteed by design and characterization; not production tested.

TIMING CHARACTERISTICS

SPI Serial Interface

 AV_{DD} , DV_{DD} , $DACV_{DD-BI} = 4.5 V$ to 5.5 V (connect AV_{DD} and $DACV_{DD-BI}$ to the same potential), $DACV_{DD-UNI} = 2.7 V$ to 16 V, $AV_{SS} = 0 V$, $RSx+ = AV_{DD}$ to 55 V, AGND = DGND = 0 V, V_{REFIN} = 2.5 V internal or external, V_{DRIVE} = 1.7 V to 5.5 V, T_A = -40°C to +125°C, unless otherwise noted.

Table 7.

¹ DOUT loaded with 10 pF for DOUT timing specifications.

² Time required for the output to cross 0.2 × V_{DRIVE} and 0.8 × V_{DRIVE} when V_{DRIVE} < 2.7 V; time required for the output to cross 0.3 × V_{DRVE} and 0.7 × V_{DRIVE} when 2.7 ≤ V_{DRIVE} ≤5.5 V.

³ Guaranteed by design and characterization; not production tested.

⁴ MISO speed set to maximum in the general register.

Asynchronous Inputs

 AV_{DD} , DV_{DD} , $DACV_{DD-BI} = 4.5$ V to 5.5 V (connect AV_{DD} and $DACV_{DD-BI}$ to the same potential), $DACV_{DD-UNI} = 2.7$ V to 16 V, $AV_{SS} = 0$ V, $RSx+ = AV_{DD}$ to 55 V, AGND = DGND = 0 V, V_{REFIN} = 2.5 V internal or external, V_{DRIVE} = 1.7 V to 5.5 V, T_A = -40°C to +125°C, unless otherwise noted.

Table 8.

¹ Guaranteed by design and characterization; not production tested.

Timing Diagrams

Figure 6. Load Circuit for Digital Output (DOUT) Timing Specifications

ABSOLUTE MAXIMUM RATINGS

Table 9.

 $x = 0, 1, 2,$ or 3.

² Connect AV_{DD} and DACV_{DD-BI} to the same potential.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

θJA is specified for a 4-layer JEDEC 2S2P type printed circuit board (PCB) with a thermal via, that is, a device soldered in a circuit board for surface-mount packages, per JESD51-7.

Table 10. Thermal Resistance

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 7. Pin Configuration

13016-007

13016-007

Table 11. Pin Function Descriptions

Data Sheet **[AD7293](http://www.analog.com/AD7293?doc=AD7293.pdf)**

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 8. Signal-to-Noise Ratio, Single-Ended Input, 2 × REFADC Range

Figure 9. Signal-to-Noise Ratio, Differential Input, REFADC Range

Figure 10. ADC DNL Single-Ended, REFADC Range

Figure 11. ADC INL Single-Ended, REFADC Range

Figure 13. ADC Full-Scale Error vs. Temperature

Data Sheet **[AD7293](http://www.analog.com/AD7293?doc=AD7293.pdf)**

Figure 20. BI-VOUT0 Output Voltage (Zero Scale) vs. Load Current

Figure 22. DAC Gain Error vs. Temperature

Figure 23. DAC Offset Error vs. Temperature

Figure 25. DAC Glitch Energy vs. Code

Figure 26. Temperature Error vs. Capacitance from Dx+ to Dx−

Figure 27. Temperature Error vs. Series Resistance for Typical Devices

Figure 28. Temperature Sensor Error vs. Device Under Test (DUT) Temperature

Figure 29. High-Side Current Sensor at Common-Mode Rejection Ratio (CMRR)

Figure 31. Closed-Loop RSENSE Voltage Regulation vs. Temperature

Data Sheet **[AD7293](http://www.analog.com/AD7293?doc=AD7293.pdf)**

Figure 34. Closed Loop to Clamp Settling Time

THEORY OF OPERATION **ANALOG-TO-DIGITAL CONVERTER (ADC) OVERVIEW**

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) provides the user with a multichannel multiplexer, an on-chip track-and-hold, and a successive approximation ADC based around a capacitive DAC. The analog input range for the ADC is selectable as a 0 V to REFADC, 0 V to 2 \times REFADC, or 0 V to $4 \times \text{REF}_{ADC}$ input single-ended input, where $\text{REF}_{ADC} = 1.25$ V.

The various monitored and uncommitted input signals are multiplexed into the ADC. Th[e AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) has four uncommitted analog input channels, $V_{IN}0$ to $V_{IN}3$.

ADC TRANSFER FUNCTIONS

The designed code transitions occur at successive integer least significant bit (LSB) values (1 LSB, $2 \times$ LSB, and so on). The reference voltage for the ADC is referred from the main 2.5 V reference through an amplifier that attenuates the voltage by one half. $REF_{ADC} = 1.25$ V.

In single-ended mode, the LSB size is REFADC/4096 when the 0 V to REF_{ADC} range is selected, $2 \times$ REF_{ADC}/4096 when the 0 V to 2 \times REF_{ADC} range is selected, and 4 \times REF_{ADC}/4096 when the 0 V to $4 \times$ REF_{ADC} range is selected (which is the default value). [Figure 35](#page-21-3) shows the ideal transfer characteristic for the ADC when outputting straight binary coding.

In differential mode, the LSB size is $2 \times \text{REF}_{ADC}/4096$ when the 0 V to REF_{ADC} range is selected, $4\times \text{REF}_{\text{ADC}}/4096$ when the 0 V to $2 \times$ REF_{ADC} range is selected, and $8 \times$ REF_{ADC}/4096 when the 0 V to $4 \times \text{REF}_{ADC}$ range is selected. [Figure 36](#page-21-4) shows the ideal transfer characteristic for the ADC when outputting differential coding (with the $2 \times \text{REF}_{ADC}$ range).

Figure 36. Differential Transfer Characteristics

For $V_{IN}0$ to $V_{IN}3$ in single-ended mode, the output code is straight binary, and the ideal input voltage is given by

VIN = ((*Code* + 0.5)/ 4096) × *REFADC* × *Range*

The differential code is shown i[n Table 12,](#page-21-5) and the associated voltage is calculated by

$$
V_{IN+} - V_{IN-} = ((Code - 2047.5)/2048) \times REF_{ADC} \times Range
$$

where:

Code is the decimal equivalent of the binary code read from the ADC register.

REFADC = 1.25 V.

Range = 1 when in the 0 V to REF_{ADC} range.

Range = 2 when in the 0 V to $2 \times$ REF_{ADC} range.

Range = 4 when in the 0 V to $4 \times$ REF_{ADC} range.

Table 13. ADC Range Selected vs. LSB Size

 1 REF_{ADC} = 1.25 V.

13016-037

3016-037

ANALOG INPUTS

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) has four analog inputs, V_{IN} 3 to V_{IN} 0. Depending on the configuration register setup, they can be configured as four single-ended inputs or two fully differential channels.

Single-Ended Mode

Th[e AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) can have four single-ended analog input channels. In applications where the signal source is high impedance, it is recommended to buffer the analog input before applying it to the ADC. The analog input range is programmed to the following modes: 0 V to REF_{ADC} , 0 V to 2 \times REF_{ADC}, or 4 \times REF_{ADC} mode. The voltage, with respect to AGND on the ADC analog input pins, cannot exceed AV_{DD}.

Differential Mode

Th[e AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) can have two differential input pairs (V_{IN} 3 and V_{IN} 2, V_{IN} 1 and V_{IN} 0). The amplitude of the differential signal is the difference between the signals at V_{IN+} and V_{IN-} ($V_{IN}0$ and $V_{IN}1$, or V_{IN}3 and V_{IN}2). Simultaneously drive V_{IN+} and V_{IN}- by two signals, each of amplitude REFADC, $2 \times$ REFADC, or $4 \times$ REFADC, depending on the range chosen, which are 180° out of phase.

Figure 37. Differential Input (VIN+/VIN− Refer to VIN0 to VIN3)

13016-039

Assuming that the 0 V to REFADC range is selected, the amplitude of the differential signal is, therefore, -REFADC to +REFADC peak to peak, regardless of the common-mode voltage (V_{CM}).

The common-mode voltage is the average of the two signals.

(*VIN+* + *VIN−*)/2

The common-mode voltage is the voltage on which the two inputs are centered. The result is that the span of each input is V_{CM} ± REF_{ADC}/2. This common-mode voltage must be set up externally.

When a conversion takes place, the common-mode voltage is rejected, resulting in a virtually noise free signal of amplitude −REFADC to +REFADC, corresponding to the digital output codes of −2048 to +2047 in twos complement format.

When using the $2 \times \text{REF}_{ADC}$ range, the input signal amplitude extends from $-2 \times$ REF_{ADC} (V_{IN+} = 0 V and V_{IN−} = REF_{ADC}) to +2 × REF_{ADC} (V_{IN} = 0 V and V_{IN+} = REF_{ADC}).

Similarly, when using the $4 \times \text{REF}_{ADC}$ range, the input signal amplitude extends from $-4 \times$ REF_{ADC} (V_{IN+} = 0 V and V_{IN−} = REF_{ADC}) to +4 × REF_{ADC} (V_{IN} = 0 V and V_{IN} = REF_{ADC}).

Pseudo Differential Mode

The four uncommitted analog input channels can be configured as two pseudo differential pairs. Two uncommitted inputs, $V_{\text{IN}}0$ and V_{IN} 1, are a pseudo differential pair, as are V_{IN} 2 and V_{IN} 3. In this mode, V_{IN+} is connected to the signal source, which can have a maximum amplitude of REFADC, $2 \times$ REFADC, or $4 \times$ REFADC, depending on the range that is chosen, to make use of the full dynamic range of the device. A dc input is applied to V_{IN}−. The voltage applied to this input provides an offset from ground or a pseudo ground for the V_{IN+} input. The ADC channel allocation determines the channel specified as $V_{\text{IN}+}$. The differential mode must be selected to operate in the pseudo differential mode. The resulting converted pseudo differential data is stored in twos complement format in the result register.

For $V_{IN}0$, the governing equation for the pseudo differential mode is

$$
V_{OUT}=2(V_{IN+}-V_{IN-})-REF_{ADC}
$$

where: *VIN+* is the single-ended signal. *VIN−* is a dc voltage. *REFADC* = 1.25 V.

The benefit of pseudo differential inputs is that they separate the analog input signal ground from the ADC ground, allowing dc common-mode voltages to be cancelled.

CURRENT SENSOR

Four bidirectional high-side current sense amplifiers are provided that can accurately amplify differential current shunt voltages in the presence of high common-mode voltages from AV_{DD} up to $AV_{SS} + 60$ V. The current sensors can be read directly, or optionally, they can be set to operate as part of the four independent closed-loop, drain current controllers. See the [Closed-Loop Mode](#page-26-3) section for more information.

In open-loop operation, the current sense amplifiers measure the current through a shunt resistor. Each amplifier can accept differential inputs up to ±200 mV. A selectable gain amplifies the measured voltage drop across the current sensor.

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) high-side current sense amplifier is configured as a differential integrator.

Figure 39. Current Sensor Internal Diagram

Before each measurement, the integrator is held in a reset state for 9.2 µs. The input is then connected and measured for a programmable amount of time, resulting in a gain equal to the following:

Gain = *Integration Time*/(224 kΩ × 6 pF)

Table 14. Current Sensor Gain Settings

¹ R_{SENSE} is the external sense resistor.

When integration is complete, the input switches open, keeping the output constant until the ADC completes its conversion of the output signal. If no other ADC channels are enabled, the conversion takes an additional 4.2 µs. Otherwise, the current sense amplifier waits for its turn in the ADC conversion sequence before resetting and starting a new measurement.

Keep the external source impedance low with respect to the input resistance of the integrator to avoid creating a gain error.

Calculate the current sensor input channel LSB as follows:

 V_{SENSE} *LSB* = $(2 \times REF_{ADC})/(Gain \times 4096)$ $V_{RSx+} - V_{RSx-} = -REF_{ADC}/Gain$, with $DOUT = 0x000$ *VRSx+* − *VRSx−* = 0 V, with DOUT = 0x7FF

$$
V_{RSx+} - V_{RSx-} = REF_{ADC}/Gain, with DOUT = 0xFFF
$$

where:

VSENSE LSB is the current sense input channel LSB size in volts. *VRSx+* is the voltage for the RSx+ pins.

VRSx− is the voltage for the RSx− pins.

REFADC = 1.25 V.

Gain can be set between 6.25 and 781.25 as shown in [Table 14.](#page-23-1)

$$
I_{\text{SENSE}} \text{LSB} = 2 \times (\text{REF}_{\text{ADC}} / (\text{Gain} \times 4096 \times R_{\text{SENSE}}))
$$

where:

ISENSE LSB is the current sense input channel LSB size in amperes.

RSENSE is the external sense resistor.

Choosing the External Sense Resistor (R_{SENSE})

The resistor values used in conjunction with the current sense amplifiers on th[e AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) are determined by the specific application requirements in terms of voltage, current, and power.

Small resistors minimize power dissipation, have low inductance to prevent induced voltage spikes, and have good tolerance, which reduces current variations. The final values chosen are a compromise between low power dissipation and good accuracy. Low value resistors have less power dissipation and good accuracy; however, higher value resistors may be required to use the full input range of the ADC.

When the sense current is known, the voltage range of the [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) current sensor is divided by the maximum sense current to yield a suitable resistor value. If the power dissipation in the shunt resistor is too large, the shunt resistor can be reduced, in which case, the current sensor gain can be increased to maximize the ADC input range used.

 R_{SENSE} must be able to dissipate the I^2R losses. If the power dissipation rating of the resistor is exceeded, its value may drift, or the resistor may be damaged, resulting in an open circuit. If the power dissipation of the resistor is exceeded, it can result in a differential voltage across the [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) terminals in excess of the absolute maximum ratings.

$$
R_{\text{SENSE}} \leq \frac{Current \space Sensor \space Input \space Voltage \space Range}{I_{\text{SENSE}(\text{MAX})}}
$$

where:

RSENSE is the value of the current sense resistor in Ω . *Current Sensor Input Voltage Range* is the current sensor amplifier input voltage range as dictated by the gain setting chosen (see [Table 14\)](#page-23-1).

ISENSE (MAX) is the maximum current required in A.

TEMPERATURE SENSOR

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) contains one local and two remote temperature sensors. The temperature sensors can continuously monitor the three temperature inputs, and new readings are automatically available every 5 ms.

The on-chip temperature sensor measures the device die temperature. The internal temperature sensor measures between −40°C and 125°C, where the LSB size is 0.125°C.

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) includes two remote temperate sensors. The device is factory calibrated to work with 2N3906 discrete transistors.

Data Sheet [AD7293](http://www.analog.com/AD7293?doc=AD7293.pdf)

For RF applications, the use of high Q capacitors functioning as a filter protects the integrity of the measurement. Connect these capacitors between the base and the emitter, as close to the external device as possible. However, large capacitances affect the accuracy of the temperature measurement; therefore, the recommended maximum capacitor value is 100 pF. In most cases, a capacitor is not required; the selection of any capacitor is dependent on the noise frequency level.

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) automatically cancels out the effect of parasitic, base, and collector resistance on the temperature reading. This cancelation gives a more accurate result, without the need for any user characterization of the parasitic resistance. Th[e AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) can compensate for up to $4 \text{ k}\Omega$ series resistance typically.

Figure 40. Measuring Temperature Using a NPN Transistor

Figure 41. Measuring Temperature Using a PNP Transistor

INTERNAL CHANNEL MONITORING

The ADC can internally read the outputs of the four bipolar DACs, AV_{DD}, DACV_{DD-UNI}, DACV_{DD-BI}, AV_{SS}, and the voltage on the RS0+ to RS3+ pins in the background. A sequencer is available that allows multiple channels to be converted in a predetermined sequence.

The ADC is used in its single-ended mode. The LSB size varies with the different supply monitoring registers. AV_{DD} and $DAC_{VD_{DB-H}}$ are divided by 5, and DACV_{DD-UNI} is divided by 20 to scale within the 0 V to REFADC range. AVss is divided by 8 and level shifted to within a −7.5 V to +2.5 V range, where 0x000 equates to approximately −7.5 V, and 0xFFF equates to approximately +2.5 V. REFADC = 1.25 V. For RSx+ $_{MON}$ (internal monitoring of the voltage on the RS0+ to RS3+ pins), divide by 50 to scale them to the 0 V to REF_{ADC} range. For BI-V_{OUTXMON}, divide by 8 and level shift within a −5 V to +5 V range, where 0x000 equates to approximately −5 V, and 0xFFF equates to approximately $+5$ V. The RSx+ $_{\text{MON}}$ monitor result registers store the 12-bit ADC results for the current sense supply channels (se[e Figure 42\)](#page-24-2).

Figure 42. Internal Channel Monitoring

DAC OPERATION

The [AD7293 c](http://www.analog.com/ad7293?doc=ad7293.pdf)ontains eight 12-bit DACs, four bipolar DACs, and four unipolar DACs. These provide digital control with 12 bits of resolution combined with offset range select registers and a 2.5 V internal reference. The DAC core is a 12-bit string DAC. The resistor string structure consists of a string of resistors, each of Value R. The code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. When one of the switches connecting the string to an amplifier is closed, the voltage is tapped off. This architecture is inherently monotonic and linear. The eight DACs are split into two groups based on their output range.

Bipolar DACs

The bipolar DACs (BI-V_{OUT}0, BI-V_{OUT}1, BI-V_{OUT}2, and BI-V_{OUT}3) can be configured through the offset range registers to 0 V to +5 V, −5 V to 0 V, or −4 V to +1 V (se[e Table 85\)](#page-58-0).

Writing to these register addresses sets the 12-bit DAC output voltage. There is also a load bit and a copy bit (se[e Table 27\)](#page-34-0).

If the load bit is set to 1, the device waits for LDAC to become active before loading the voltage codes onto the DACs rather than immediately after the write operation. If the copy bit is set to 1 when writing to a bipolar DAC register, it sets all bipolar DAC registers to the same value in open-loop mode only.

$$
V_{OUT}=\biggr(2\times V_{REFIN}\times\biggr(\frac{D}{2^n}\biggr)\biggr)+V_{OFFSET}
$$

where:

 $V_{\text{RFEIN}} = 2.5$ V.

D is the decimal equivalent of the binary code that is loaded to the DAC register (0 to 4095 for the 12-bi[t AD7293\)](http://www.analog.com/ad7293?doc=ad7293.pdf).

n is the resolution of the DAC.

 $V_{OFSET} = 0$ V (0 V to +5 V range), -4 V (-4 V to +1 V range), or −5 V (−5 V to 0 V range).

Table 16. Bipolar DAC Voltage Offset Ranges

The ADC can also monitor these four outputs.

The bipolar DACs in addition to the four current sensors in the PA controller can operate as four independent closed-loop drain current controllers (see the [Closed-Loop Mode](#page-26-3) section).

Figure 43. Bipolar DAC Architecture Block Diagram

Unipolar DACs

The unipolar DAC outputs, UNI-V_{OUT}0, UNI-V_{OUT}1, UNI- $V_{OUT}2$, and UNI- $V_{OUT}3$, can be configured through the offset range registers to 0 to 5 V, 2.5 V to 7.5 V, or 5 V to 10 V (see [Table 84\)](#page-58-1).

The DACs have one control register to control the interaction between two registers: input registers and output registers. The output registers contain the digital code used by the resistor strings as well as a copy and load bit. Writing to these register addresses sets the 12-bit DAC output voltage codes.

If the load bit is set to one, the device waits for LDAC to become active before loading the voltage codes onto the DACs rather than immediately after the write operation. If the copy bit is set to 1, writing to a unipolar DAC registers sets all the other unipolar DAC registers to the same value.

$$
V_{OUT} = \left(2 \times V_{REFIN} \times \left(\frac{D}{2^n}\right)\right) + V_{OFFSET}
$$

where:

 V_{REFIN} = 2.5 V.

D is the decimal equivalent of the binary code that is loaded to the DAC register (0 to 4095 for the 12-bit [AD7293\)](http://www.analog.com/ad7293?doc=ad7293.pdf).

n is the resolution of the DAC.

 $V_{OFSET} = 0 \text{ V}$ (0 V to 5 V range), 2.5 V (2.5 V to 7.5 V range), or 5 V (5 V to 10 V range).

Figure 44. Unipolar DAC Architecture Block Diagram

Table 17. Unipolar DAC Voltage Offset Ranges

DAC Enabling and Clamping

On power-up, the DAC outputs default to their clamp values (see [Table 18\)](#page-25-0). All DACs can be enabled and disabled/clamped via the DAC enable register (common to all pages).

Table 18. Clamp Values

All DACs (bipolar DACs only on power-up) can be set to clamp using the digital SLEEP0 and SLEEP1 pins. The DAC outputs controlled by the digital SLEEP0 and SLEEP1 pins are selectable by writing to the corresponding sleep bit in the DAC snooze/SLEEPx pin register (se[e Table 45\)](#page-41-1) in the configuration page. When the SLEEPx pin is pulled active, the corresponding unipolar and bipolar DACs associated with the pin are forced into clamp. Clamping does not clear the DAC output register value, making it possible to return to the same voltage as before the clamp event. While in clamp mode, the DAC registers can be updated. When a SLEEPx pin is used, a snooze function is available that clears the DAC registers and requires an additional write to the DAC enable register to wake up the DAC after clearing the clamp condition.

Data Sheet [AD7293](http://www.analog.com/AD7293?doc=AD7293.pdf)

The bipolar DACs power-on reset and clamp value is dependent on the VCLAMP0 and VCLAMP1 voltage level. After a power-on reset or when the digital SLEEP0 or SLEEP1 pin is configured to trigger a clamp, the bipolar DAC outputs reset to the clamp value (see [Table 18\)](#page-25-0).

After a power-on reset or when the digital SLEEP0 or SLEEP1 pin is configured to trigger clamping, the unipolar DAC outputs default to 0 V.

Software Clamping: Internal ALERT0 Routing

There is an option to allow the ALERT0 alert to trigger the clamp function. The DACs power back up when the alert is cleared without an additional write to the DAC enable registers. Bit D1 of the general register in the configuration page allows ALERT0 control over the clamping function of the four bipolar DACs.

PMOS Drain Switch Control

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) PA_ON output pin is capable of driving an external PMOS switch. This external PMOS turns on or off the drain current to a PA field effect transistor (FET). The PA_ON output pin controls the device during power-up and power-down. This feature can also be used as a protection feature when an alert condition is detected because ALERT0 alerts or an AVss or AV_{DD} supply failure can be used to trigger the PA_ON pin. PAV_{DD} determines the maximum voltage at the output of the PA_ON pin. The off state is equal to PAV_{DD} while the on state is equal to AGND. The default state of the PA_ON signal is off.

Figure 45. PMOS Drain Switch Control

13016-045

REFERENCE

Th[e AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) has one high performance, 2.5 V on-chip reference accessed via the VREFOUT pin. Noise performance can be improved by the addition of a 10 nF capacitor between the VREFOUT pin and the AGND pin. Connect V_{REFOUT} to the V_{REFIN} pin to use the on-chip reference of the [AD7293.](http://www.analog.com/ad7293?doc=ad7293.pdf) An internal amplifier attenuates to the ADC core, making the voltage at the ADC, REFADC = 1.25 V, half of V_{REFN} = 2.5 V. Use the REF_{ADC} pin for measurement purposes only.

A 220 nF capacitor is required on the REF_{ADC} pin and must be placed as close to th[e AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) as possible with no vias. The internal reference typically requires 20 ms to power up and settle when using a 220 nF decoupling capacitor on the REFADC pin.

Buffer the internal reference before it is used by external circuitry.

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) can also operate with an external reference of 2.5 V connected to the VREFIN pin.

If using an external reference, select a low temperature coefficient specification, such as the [ADR4525,](http://www.analog.com/ADR4525?doc=AD7293.pdf) to reduce the temperature dependence of the system output voltage on ambient conditions.

VDRIVE FEATURE

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) also has a V_{DRIVE} feature that controls the voltage at which the SPI operates. Connect the V_{DRIVE} pin to the supply to which the SPI bus is pulled. The VDRIVE pin sets the input and output threshold levels for the digital logic pins. The V_{DRIVE} feature allows th[e AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) to interface with 1.8 V, 3.3 V, and 5 V processors.

OPEN-LOOP MODE

In open-loop mode, the default mode of operation, the current sense amplifiers and bipolar DACs operate independently.

CLOSED-LOOP MODE

Alternatively, th[e AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) current sensors and bipolar DACs can operate as four independent closed-loop drain current controllers (closed-loop mode).

In closed-loop operation, the drain current through the PA FET is set and automatically maintained by the PA controller through a regulation circuit that includes the DAC and current sense monitor. The control loop sets the PA bias current and continuously maintains a constant voltage across the sense resistor ($V_{\text{SENSE}} =$ $I_{\text{SENSE}} \times R_{\text{SENSE}}$). When the DAC current updates, the closed-loop adjusts the gate voltage of the PA until the drain current matches the corresponding DAC code. The continuous regulation of the loop compensates for variations of the PA threshold or voltage drop on the LPF due to the PA gate current. The integrator leads to a smooth transition on the output of the pin.

Figure 46. Closed-Loop Control

Each of the four current closed loops consists of a DAC, an error amplifier, and an integrator in the forward path to drive the gate of the PA FET. A high-side current sense amplifier in the feedback path senses that PA drain bias current and closes the loop.

An external gate filter can be introduced between the gate of the power amplifier and the integrator output pins when operating in closed-loop mode to limit the noise bandwidth and to ensure PA stability. The gate filter time constant (*τG*) must be between $5 \mu s$ and $50 \mu s$.

Adjustable Closed-Loop Setpoint Ramp Time

The transition between two successive setpoints of the DAC are interpolated in a linear manner with the aid of a ramp generator. When moving to a new closed-loop setpoint, limiting the rate of change of the drain current is often required. To facilitate this, the [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) can automatically generate a linear ramp between the old and new DAC settings, over a programmable duration. Write to the ramp time register to enable this feature, which allows ramp times of between 4 ms and 31.75 ms to generate, programmable in 250 µs steps. If a value of less than 4 ms is written to the register, the ramp generator disables, and the new target DAC code is set immediately. Depending on the overall loop time constant, an additional settling time can be required after the end of the ramp for the drain current to reach the prescribed set point.

Figure 47. Programmable Ramp Time Representation

Fast Ramp Feature

To accelerate the initial settling of the closed loop, the fast ramp feature can be enabled. When the ramp time register is programmed to 0x0000, the ramp generator disables. In this mode, when the current sense reading is less than 0x00F, the integrator time constant is reduced to 408 µs, allowing the gate control voltage to reach the PA threshold voltage as quickly as possible. When above this current, the time constant automatically returns to its programmed value. When a different switching threshold is desired, use the current sense offset register to allow Code 0x00F to represent a higher or lower current. This features may be useful to prevent unwanted overshoot (lower threshold) or to speed up settling (higher threshold).

Closed-Loop Sequencing

On power-up or following a reset, the system is configured as follows:

- The four bipolar outputs (BI-V_{OUT}0 to BI-V_{OUT}3) are set to their clamp value, regardless of the levels of the SLEEP0 or the SLEEP1 pin.
- All of the DAC data registers are set to 0x0000, and the bipolar DACs operate in open loop.
- The PA_ON signal is set to the off state.

To enter closed-loop operation, it is important to follow these steps:

- 1. Configure the [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) for closed-loop operating mode by writing to the integrator limit and closed-loop control register (Register 0x28) from the configuration page. Additionally, if PMOS drain switch control is used, set the PA_ON signal to the on state by writing to the PA_ON control register (Register 0x29) from the same page.
- 2. The DACs must be programmed at this point. Choose the target drain current such that the PA is within its operating region. The ISENSE gain setting must be left at the default value of 6.25 in closed-loop mode. At this point, setting the corresponding ramp time to 0 may be required so that the ramp generator disables, and the DAC jumps to the target value quickly.
- 3. Release the DACs out of clamp by writing to the DAC enable register (Register 0x04) and wait 5 ms for the PAs to settle to the initial drain current. At this point, ensure that the programmed ramp time is 0, such that the ramp generator is disabled, and the DAC resolves to the target value.
- 4. Program the desired ramp times for each channel by writing to the corresponding ramp time registers (Register 0x2A to Register 0x2D) from the configuration page.
- 5. Program the target drain current by writing to the DAC registers. In addition to the ramp time, allow a delay of 1 ms before checking whether the PA drain current corresponds to the intended target current. During the active ramp period, if the DAC input register (Page 0x00, Register 0x30 to Register 0x37) is read back, it is seen as ramping up or ramping down to the target code.

If the user writes a new target drain current while the ramp is active, the device restarts the internal timer and aims to reach the new drain current within the programmed ramp time.

If the device is configured in closed-loop mode, the ADC runs conversions on the corresponding current sensor channel in the background. In addition to the current sensor conversions, additional channels can be configured to run background conversions (via the corresponding background enable registers). The user can read back the conversion results via the channel specific result registers in Page 0x00 and Page 0x01.

Closed-Loop Integrator Programmable Voltage Limit

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) ADC can monitor the voltage at the output of the integrator by writing to a register (Register 0x23) from the configuration page (see [Table 46\)](#page-42-0).

The integrator voltage limit feature allows the user to set upper and lower limits on the integrator output voltage in closed-loop mode of operation. When the integrator limit is active, the integrator pauses and the output voltage holds constant. The polarity of the error amplifier (comparison between measured current and target current) determines when it is safe to deactivate the soft limit. For example, a lower target current is programmed, which makes the integrator output decrease, making it safe to deactivate the integrator limit.

It is recommended to use the hysteresis registers (se[e Table 66](#page-51-1) an[d Table 69\)](#page-52-1) to avoid the device switching in and out of the alert condition close to the limits. Additionally, the integrator limit feature can be made a function of the upper/lower limits only by ignoring the polarity of the error amplifier (via D2 of the general register (Register 0x14) from the configuration page). The integrator limit feature does not enable by default and can be enabled by writing to the integrator limit and closed-loop control register (Register 0x28).

Closed-Loop Range Upper Voltage Limit

An analog circuit within the output integrator creates a hardware range upper limit on the output voltage of either 0 V or 1 V, as shown i[n Table 19.](#page-28-4) If the hardware limiting circuitry is active, an alert appears on the INTLIMITx and AVss/AV_{DD} alert register (Register 0x1A). See the [INTLIMITx and AVSS/AVDD](#page-61-0) [Alert Register \(Register 0x1A\)](#page-61-0) section.

DIGITAL INPUT/OUTPUT REGISTERS

Eight pins can be set as GPIOs or can perform various digital functions. Three registers located on the configuration page set up the functionality of the GPIO interface. GPIO0 to GPIO3 default to the GPIOs on power-up. ALERT1, SLEEP0, SLEEP1, and LDAC default to digital functions on power-up.

The GPIO register (Register 0x5) configures the GPIOs in the device. In GPIO mode, and with the output drivers enabled, the GPIO outputs reflect the value written to this register. In functional mode, any write to this register has no effect on the GPIO outputs. See th[e GPIO Register \(Register 0x05\)](#page-32-1) section.

The digital output enable register (Register 0x11) enables the output drivers of the GPIO pins; therefore, when using one of the pins as an output in GPIO mode or functional mode (for alerts and busy), the corresponding bit must be set. See the

[Digital Output Enable Register \(Register 0x11\)](#page-36-1) section.

The digital input/output function register (Register 0x12) allows the user to put the relevant pin into GPIO mode or functional mode. See the [Digital Input/Output Function Register \(Register 0x12\)](#page-36-2) section.

The digital functional polarity register (Register 0x13) sets the polarity of the digital input/output pins in functional mode only. The associated input/output signal can be made active low or active high. See the [Digital Functional Polarity Register](#page-36-3) [\(Register 0x13\)](#page-36-3) section.

LOAD DAC (LDAC PIN)

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) DACs have doubled buffered interfaces consisting of two banks of registers: input registers and DAC registers. The user can write to any combination of the input registers. If the load bit is held high when writing to a DAC, updates to the DAC register are controlled by the LDAC pin.

Instantaneous DAC Updating (Asynchronous)

In this operation mode, the SPI data is clocked into the DAC input register on the rising edge of the SCLK. The output register is updated, and the output begins to change. Instantaneous DAC updating is only applicable when the load bit is not set when writing to the DAC register. Hold the LDAC pin in its false state.

Deferred DAC Updating (Synchronous)

In this mode, the SPI data is clocked into the DAC input registers on the rising edge of the SCLK. However, the update of the output registers can be blocked during the SPI write by setting the load bit. The output registers can be synchronously updated (data is transferred from the DAC input register to the DAC output register) by taking the LDAC pin to its true state.

ALERTS AND LIMITS

The high and low limit pages comprise registers that set the high and low alerts for the analog input channels, the current sensors, the internal supply monitoring channels, the internal bipolar DAC monitoring channels, and the RSx+ monitoring channels. Each register is 16 bits in length; values are 12-bit, left justified (padded with 0s as the four LSBs). On power-up, the low limit registers contain all zeros, whereas the high limit registers contain 0xFFF0.

The alert high limit registers on Page 0x04 (High Limit 0) and Page 0x05 (High Limit 1) store the upper limit that activates an alert (see th[e High Limit 0 \(Page 0x04\)](#page-47-0) section and th[e High Limit](#page-48-0) [1 \(Page 0x05\)](#page-48-0) section). If the conversion result is greater than the value in the alert high limit register, an alert triggers. The alert low registers on Page 0x06 (Low Limit 0) and Page 0x07 (Low Limit 1) store the low limit that activates an alert (see th[e Low Limit 0](#page-49-0) [\(Page 0x06\)](#page-49-0) section and th[e Low Limit 1 \(Page 0x07\)](#page-50-0) section). If the conversion result is less than the value in the alert low limit register, an alert triggers.

Figure 48. Simplified Diagram of Input Loading Circuitry for a Single DAC

If a conversion result exceeds the high or low limit set in the alert limits register, th[e AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) signals an alert in one or more of the following ways:

- Via hardware using the GPIO3/ALERT0 and GPIO4/ALERT1 pins
- Via software using the alert bits or registers on the alert page (Page 0x10).

ALERTx Pins

Two pins can be configured as ALERTx pins. On power-up, Pin 2 (GPIO4/ALERT1) is configured as an alert whereas Pin 53 is configured as a GPIO (GPIO3/ALERT0). When these pins are configured as ALERTx pins, any combination of high and low alerts on any of the ADC channels can route to these pins. The polarity of the alert output pins can be set to active high or active low via the digital function polarity register on the configuration page.

If an alert pin signals an alert event and the contents of the alert flags registers are not read before the next conversion is completed, the contents of the register may change if the out of range signal returns to the specified range. In this case, the ALERT0 or ALERT1 pin no longer signals the occurrence of an alert event.

Software Alerts Page

The alert summary register (Register 0x10) contains a summary of alerts for the voltage, temperature sensor, current sensor, and other monitoring inputs that have violated limits. See th[e Alert](#page-60-1) [Summary \(ALERTSUM\) Register \(Register 0x10\)](#page-60-1) section.

To gather more detailed information, the remaining registers contain two individual status bits per channel: one corresponding to the high limit and the other corresponding to the low limit. A bit with a status of one shows the channel on which the violation occurred and whether the violation occurred on the high or low limit.

13016-048

Figure 49. Software Alerts Page

GPIO0 to GPIO3 Routing to ALERT1

A bit in the general register allows the GPIO0 to GPIO3 status to route to the ALERT1 pin. Set GPIO0 to GPIO3 up as inputs (bit set to 0 in the digital output enable register). If the GPIO is read as 1, this read appears on ALERT1, and the GPIO register can be read for the status of the pin to detect which pin has caused ALERT1 to become active.

AV_{DD} AND AV_{SS} **ALARM**

There are comparators on AV_{DD} (+3.6 V typical) and AV_{SS} (−4.1 V typical) that can be routed to the ALERTx pins or can be used to control the PA_ON state and to put the bipolar DACs/integrator outputs in the clamp state. By default, these alarms are enabled.

When AV_{SS} is greater than -4.1 V, there is a mask register available whereby an alert of AVss or AV_{DD} is not creating an alert on the ALERTx pin.

MAXIMUM AND MINIMUM PAGES

The maximum and minimum pages contain storage registers for the maximum and minimum conversion results. This function is useful when monitoring the minimum and maximum conversion values over time is required.

HYSTERESIS

The hysteresis value determines the reset point for the ALERTx pin and/or software alert bit if a violation of the limits occurs. The hysteresis register stores the hysteresis value when using the limit registers. Each pair of limit registers has a dedicated hysteresis register (se[e Figure 50\)](#page-30-3). If software is periodically polling the device to detect an alert, the hysteresis can be useful to ensure that no out of limit condition is missed.

Figure 50. Hysteresis

REGISTER SETTINGS

The register structure for th[e AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) is partitioned using pages. There are 19 pages in total. Each contains a different number of registers that are used to store and access information to configure and control the device. Each page and subregister have an address that an 8-bit address pointer register points

to when communicating with it. The address pointer register is an 8-bit register. The six LSBs (D5 to D0) are the pointer address bits that point to one of th[e AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) data registers, and the MSB (D7) is the read (high)/write (low) bit. There are read only and read/write registers.

13016-050

NOTES
1. EACH PAGE CONTAINS 7 COMMMON REGISTERS IN ADDITION TO PAGE SPECIFIC REGISTERS.
2. THE CONFIGURATION PAGE CONTAINS THE REGISTERS THAT SELECT THE BACKGROUND MODE
- CYCLE OF CHANNELS TO BE CONVERTED BY THE ADC. THE S

Figure 51. Register Structure

REGISTERS COMMON TO ALL PAGES

A number of registers is common to all pages. The register function is the same for all pages.

No Op Register (Register 0x00)

The no op register does not physically exist and this address space is reserved to prevent any writes to the device when the input data line is held low.

Page Select Pointer Register (Register 0x01)

This 8-bit pointer register selects the page that the user is trying to access. A read of this register indicates the page the user is currently pointing to. The two MSBs are reserved and the six LSBs can be written to select any of the pages.

Conversion Command (Register 0x02)

The conversion command register is a special 8-bit register used to initiate a conversion. To command a conversion, write the command register address to the device with the MSB read bit set. When the device address pointer register receives a special conversion command, the previous contents of the address pointer are retained and used to determine which channel to convert. If pointing to the sequence register, the next channel in the sequence converts.

Result Register (Register 0x03)

The 16-bit, read only ADC data register provides read access to the most recent ADC conversion result in command mode. Otherwise, it is necessary for the application software to keep track of what channel was converted.

DAC Enable Register (Register 0x04)

This 8-bit register enables the DACs. See [Table 20.](#page-32-2)

GPIO Register (Register 0x05)

This 8-bit register configures the GPIOs in the device. In GPIO mode, and with the output drivers enabled, the GPIO outputs reflect the value written to this register. In functional mode, any write to this register has no effect on the GPIO outputs. The status (high/low) of the GPIO pins can be read back by reading this register (both in functional and GPIO modes). Se[e Table 21.](#page-32-3)

Device ID Register (Register 0x0C)

This 16-bit read-only register stores the Device ID assigned to Analog Devices, Inc. Se[e Table 22](#page-32-4) for more information.

Software Reset Register (Register 0x0F)

To issue a software reset write a specific value, 0x7293, to this 16-bit register and pull CS high. The user must write 0x0000 to this register to clear it following the software reset. Se[e Table 23.](#page-32-5)

Table 21. GPIO Register

Table 20. DAC Enable Register

Table 22. Device ID Register

Table 23. Software Reset Register

RESULT 0/DAC INPUT (PAGE 0x00)

Result 0/DAC input is located at Page 0x00. It contains result registers for the ADC, the temperature sensor, and the current sensor channel. The page also contains DAC input registers to set the output voltage.

Table 24. Result 0/DAC Input (Page 0x0)

¹ N/A means not applicable.

² Not a physical register.

[AD7293](http://www.analog.com/AD7293?doc=AD7293.pdf) Data Sheet

Voltage Input (VINx) Result Registers (Register 0x10 to Register 0x13)

These registers store the 12-bit ADC results from the four input channels.

In single-ended mode, the LSB size is $REF_{ADC}/4096$ when the 0 V to REF_{ADC} range is selected, $2 \times$ REF_{ADC}/4096 when the 0 V to 2 \times REF_{ADC} range is selected, and 4 \times REF_{ADC}/4096 when the 0 V to $4 \times \text{REF}_{ADC}$ range is selected (which is the default value). REFADC = 1.25 V. See th[e ADC Transfer Functions](#page-21-2) section for more information. Se[e Table 25](#page-33-1) for more information.

Temperature Sensor (TSENSEINT and TSENSEDX) Result *Registers (Register 0x20 to Register 0x22)*

These registers store the 12-bit ADC results from the three temperature sensor channels. 1 LSB = 0.125°C. Se[e Table 26](#page-34-1) for more information.

Current Sensor (ISENSEx) Result Registers (Register 0x28 to Register 0x2B)

These registers store the 12-bit ADC results from the four current sensor channels. Se[e Table 25](#page-33-1) for more information.

DAC Input (UNI-V_{OUT}x and BI-V_{OUT}x) Registers (Register 0x30 to Register 0x37)

Writing to these register addresses sets the 12-bit DAC output voltage codes, as shown i[n Table 27.](#page-34-0)

If the load bit is set to 1, the device waits for the DAC load pin (GPIO7/LDAC) before loading the voltage codes onto the DACs rather than immediately after the write operation. If the copy bit is set to 1, writing to any of the four DAC registers (unipolar and bipolar are grouped separately) sets all the other DAC registers to the same value.

While reading back the DAC result registers, only the 12-bit internal DAC output register value is visible to the user. Bits[D3:D0] read 0 irrespective of the status of the copy and load bits.

Table 25. Voltage Input (Register 0x10 to Register 0x13) and Current Sensor (Register 0x28 to Register 0x2B) Result Registers

Data Sheet **[AD7293](http://www.analog.com/AD7293?doc=AD7293.pdf)**

Table 26. Temperature Sensor Result Register

Table 27. DAC Input Register

Table 28. Copy and Load Bit Descriptions

RESULT 1 (PAGE 0x01)

Table 29. Result 1 (Page 0x01)

¹ N/A means not applicable.

² Not a physical register.

Table 30. Monitor Register Configuration

Voltage Supply Monitor Result Registers (Register 0x10 to Register 0x13)

The ADC is used in its single-ended mode. The LSB size varies with the different supply monitoring registers. AV_{DD} and DACV_{DD-BI} are divided by 5, and DACV_{DD-UNI} is divided by 20 to scale within the 0 V to REF_{ADC} range. AV_{SS} is level shifted to within a −7.5 V to +2.5 V range, where 0x0000 equates to approximately -7.5 V and 0xFFF0 equates to approximately $+2.5$ V. REF_{ADC} = 1.25 V.

Bipolar DAC Internal Monitor Result (BI-V_{OUT}O_{MON} to *BI-V_{OUT}3_{MON}*) Registers (Register 0x14 to Register 0x17)

These registers store the 12-bit ADC results from the four internal inputs for monitoring the bipolar DAC outputs in open-loop mode or the integrator outputs in closed-loop mode. The DAC monitoring channel voltages between −5 V and +5 V are level shifted to the 0 V to REFADC range before conversions.

RSx+MON Result Registers (Register 0x28 to Register 0x2B)

The voltages on the RSx+ pins ($RSx+_{MON}$) are divided by 50 to scale them to the 0 V to REFADC range. Use the ADC in singleended mode. The RSx+MON monitor result registers store the 12-bit ADC results for the current sense supply channels.
CONFIGURATION (PAGE 0x02)

This page contains the registers that configure the device operation.

¹ N/A means not applicable.

² Not a physical register.

Digital Output Enable Register (Register 0x11)

This 16-bit register enables the output drivers of the GPIO pins by setting the corresponding bit to one. When using one of the pins as an output in GPIO mode or functional mode (for alerts or busy), the corresponding bit must be set.

Digital Input/Output Function Register (Register 0x12)

All GPIOs are in either functional mode (power-up) or GPIO mode. The relevant GPIO pin is in GPIO mode when the corresponding bit in this register is set to 1. The relevant GPIO pin is in functional mode when the corresponding bit in this register is cleared to 0. Four pins are in functional mode and four pins are in GPIO mode after a power-on reset.

Digital Functional Polarity Register (Register 0x13)

This register sets the polarity of the digital input/output pins in functional mode only. The associated input/output signal can be made active low by setting the corresponding bit in this register to 1. Functional mode is set up in the digital input/output function register (Register 0x12).

General Register (Register 0x14)

This 16-bit register selects the internal ADC reference or an external reference and other general functions. The status on GPIO0 to GPIO3 can be routed to ALERT1. Error amplifier control over the integrator limit feature is also configurable in this register. ALERT0 can be routed internally to clamp the bipolar DACs.

VINx Range x Registers (Register 0x15 and Register 0x16)

These two 16-bit registers combine together to specify the input range of the V $_{\text{IN}}$ x channels. The default range is $4 \times \text{REF}_{\text{ADC}}$. If either of the corresponding range bits from the two range registers is set to one, the analog input voltage range is set to $2 \times \text{REF}_{ADC}$. If both the bits are set to one, the analog input voltage range is REFADC. Se[e Table 36](#page-39-0) and [Table 37](#page-39-1) for range selection. REF_{ADC} = 1.25 V.

VINx Differential/Single-Ended Enable Register (Register 0x17)

This register runs the ADC conversions for the voltage input channels in differential and pseudo differential mode. The corresponding differential pairs for the channels are as follows: $V_{\text{IN}}0$ to $V_{\text{IN}}1$ for Channel 0, $V_{\text{IN}}1$ to $V_{\text{IN}}0$ for Channel 1, $V_{\text{IN}}2$ to V_{IN} 3 for Channel 2, and V_{IN} 3 to V_{IN} 2 for Channel 3. The differential mode bits are ignored when the device is in pseudo differential mode.

VINx Filter Register (Register 0x18)

A digital filter can be applied to the conversion result of all four VINx channels. Set the corresponding filter bit to 1 to apply the digital filter.

VINx Background Enable Register (Register 0x19)

Set the corresponding enable bit to 1 to convert the $V_{IN}x$ channels in the background.

Conversion Delay Register (Register 0x1A)

This register can add a conversion delay (during the acquisition phase) to the V_{INX} channels in command mode conversions. The resolution of this register is 320 ns. That is, each bit adds 320 ns to the conversion delay.

Temperature Sensor (T_{SENSE}x) Background Enable *Register (Register 0x1B)*

To enable the temperature sensor conversions, write to the corresponding bit from this register. To enable digital filtering, also write to the corresponding bit.

Current Sensor (ISENSEx) Background Enable Register (Register 0x1C)

To enable the ISENSEX conversions, write to the corresponding bit from this register. To enable digital filtering, also write to the corresponding bit.

Current Sensor (ISENSEx) Gain Register (Register 0x1D)

The ISENSEX gain register is a 16-bit register that controls the gain settings for the four current sense channels.

DAC Snooze/SLEEP0 Pin Register (Register 0x1F)

To clamp the relevant DAC output via the GPIO5/SLEEP0 pin set the corresponding bit in this register to 1. The snooze bits determine the power-up/power-down condition of the DACs after removing the clamp signal. If any of the snooze bits are set to 1, an additional write to the DAC enable register is required to wake up the corresponding DAC. If the snooze bits are not set, directly use the SLEEP0 pin to wake up the DAC.

DAC Snooze/SLEEP1 Pin Register (Register 0x20)

To clamp the relevant DAC output via the GPIO6/SLEEP1 pin, set the corresponding bit in this register to 1.

RSx+_{MON}, Supply Monitor, BI-V_{OUT}x Background Enable *Register (Register 0x23)*

The $RSx+_{MON}$ and voltage supply channels can convert in the background by setting the corresponding enable bit to 1.

Integrator Limit and Closed-Loop Control Register (Register 0x28)

This register configures the device in closed-loop mode and controls the integrator limit function as described in the [Closed-Loop Integrator](#page-28-0) Programmable Voltage Limit section.

PA_ON Control Register (Register 0x29)

This register controls the PA_ON pin and allows AVss/AV_{DD} alarm control over the PA_ON pin. Note that the $\text{AV}_{\text{SS}}/\text{AV}_{\text{DD}}$ alarm must be cleared before the PA_ON pin can switch back to the on state.

This register also allows clamp pin control over the PA_ON pin. Setting the clamp bit to 1 allows control of the PA_ON pin via the SLEEP0 and SLEEP1 pins, where, if the pin goes high, the PA_ON pin goes to the off state. If the snooze bit is set to 1, an additional write to this register is required to set the PA_ON pin to the on state after clearing the corresponding SLEEP0 and SLEEP1 pins.

Ramp Time 0 to Ramp Time 3 Registers (Register 0x2A to Register 0x2D)

These 16-bit registers (Ramp Time 0 to Ramp Time 3) configure the ramp time for the closed-loop channels. The resolution of each bit is 250 µs and the maximum programmable ramp time is 31.75 ms.

The minimum programmable ramp time for each channel is 4 ms. Enter 0x0000 to disable the ramp circuitry and to have the DAC resolve the target value immediately.

Closed-Loop Fast Ramp and Integrator Time Constant Register (Register 0x2E)

Use this register to disable or to enable the fast ramp scheme for the closed-loop channels when they release from clamp. The integrator time constant can trim to the values shown i[n Table 50.](#page-43-0)

Integrator Limit Active Status (INT_{LIMIT}x) and AV_{SS}/AV_{DD} Alarm Mask Register (Register 0x2F)

Use this 16-bit register to mask any of the closed-loop integrator limit active status values or the AVss/AV_{DD} alarm. When masked, the status values are not visible when reading back the corresponding alert registers, or if the status values are routed to any of the ALERTx pins.

Table 32. Digital Output Enable Register (Register 0x11)

Table 33. Digital Input/Output Function Register (Register 0x12)

Table 34. Digital Functional Polarity Register (Register 0x13)

Table 35. General Register (Register 0x14)

Table 36. Voltage Input (V_{IN}X) Range 0 Voltage Input Range Register (Register 0x15)

 1 REF_{ADC} = 1.25 V.

² Se[e Table 38](#page-39-2) for bit descriptions.

Table 37. VINx Range 1 Voltage Input Range Register (Register 0x16)

 1 REF_{ADC} = 1.25 V.

² Se[e Table 38](#page-39-2) for bit descriptions.

Table 38. VINx Range 1 and VIN Range 0 Bit Descriptions

 $1 x = 3, 2, 1,$ or 0.

Table 39. VINx Differential/Single-Ended Enable Register (Register 0x17)

Table 40. VINx Filter Register (Register 0x18)

Table 41. V_{IN}X Background Enable Register (Register 0x19)

Table 42. Temperature Sensor (TSENSEX) Background Enable Register (Register 0x1B)

Table 43. Current Sensor (ISENSEX) Background Enable Register (Register 0x1C)

Table 44. ISENSEx Gain Register (Register 0x1D)

Table 45. DAC Snooze/SLEEP0 Pin Register (Register 0x1F) and DAC Snooze/SLEEP1 Pin Register (Register 0x20)

Table 46. RSx+_{MON}, Supply Monitor, BI-V_{OUT}x Background Enable Register (Register 0x23)

Table 47. Integrator Limit and Closed-Loop (CL) Control Register (Register 0x28)

Table 48. PA_ON Control Register (Register 0x29)

Table 49. Ramp Time 0 to Ramp Time 3 Registers (Register 0x2A to Register 0x2D)

Table 50. Closed-Loop Fast Ramp and Integrator Time Constant Register (Register 0x2E)

Data Sheet [AD7293](http://www.analog.com/AD7293?doc=AD7293.pdf)

Table 51. Integrator Limit Active Status (INTLIMITx) and AVSS/AVDD Alarm Mask Register (Register 0x2F)

SEQUENCE (PAGE 0x03)

The sequence page contains registers that allow the user to sequence and read back the conversions results from selected channels in command mode.

¹ N/A means not applicable.

² Not a physical register.

Table 53. VINx Sequence Register (Register 0x10)

Voltage Input (VINx) Sequence Register (Register 0x10)

This 16-bit register allows the user to sequence the ADC conversions for the four input channels in command mode.

Current Sensor (I_{SENSE}x) and Temperature Sensor (T_{SENSE}x) *Sequence Register (Register 0x11)*

This 16-bit register allows the user to sequence the results read back for the four current sense and three temperature sensor channels. The range for the current sense and temperature sense channels is fixed at 0 V to REFADC (1.25 V). However, the corresponding bit from the enable registers on the configuration page must be set to run a conversion for a temperature sensor or current sensor channel in command mode.

RSx+_{MON}, *Supply Monitor, and BI-V_{OUT}x Monitor Sequence Register (Register 0x12)*

This 16-bit register allows the user to sequence and read back the ADC conversion results for the four RSx+ pins, four voltage supplies, and the four DAC monitor channels in command mode.

Table 54. ISENSEx and TSENSEx Sequence Register (Register 0x11)

Bit Number(s) Bit Name Description [D15:D12] Reserved Reserved D11 RS3+_{MON} 0: no control (default) 1: command mode sequencing enabled D10 RS2+_{MON} 0: no control (default) 1: command mode sequencing enabled $D9$ RS1+_{MON} 0: no control (default) 1: command mode sequencing enabled D8 RS0+_{MON} 0: no control (default) 1: command mode sequencing enabled $D7$ BI-V_{OUT}3_{MON} 0: no control (default) 1: command mode sequencing enabled D6 BI-V_{OUT}2_{MON} 0: no control (default) 1: command mode sequencing enabled $\begin{array}{|c|c|c|c|c|}\n\hline\n\end{array}$ BI-V_{OUT}1_{MON} $\begin{array}{|c|c|c|c|c|}\n\hline\n0: & \text{no control (default)}\n\end{array}$ 1: command mode sequencing enabled D4 BI-V_{OUT}O_{MON} 0: no control (default) 1: command mode sequencing enabled D3 AV_{SS} and D: no control (default) 1: command mode sequencing enabled D2 DACV_{DD-BI} 0: no control (default) 1: command mode sequencing enabled D1 DACV_{DD-UNI} 0: no control (default) 1: command mode sequencing enabled D0 | AV_{DD} | 0: no control (default) 1: command mode sequencing enabled

Table 55. RSx+MON, Supply Monitor, and BI-VOUTx Monitor Sequence Register (Register 0x12)

[AD7293](http://www.analog.com/AD7293?doc=AD7293.pdf) Data Sheet

HIGH LIMIT 0 (PAGE 0x04)

Table 56. High Limit 0 (Page 0x04)

¹ N/A means not applicable.

² Not a physical register.

VINx High Limit Registers (Register 0x10 to Register 0x13)

These read/write 16-bit registers set the high limits for the four input channels. The default value of these registers is 0xFFF0.

Temperature Sensor (T_{SENSE}x) High Limit Registers *(Register 0x20 to Register 0x22)*

These read/write 16-bit registers set the high limits for the three temperature sensor channels. The default value of these registers is 0xFFF0.

Current Sensor (ISENSEx) High Limit Registers (Register 0x28 to Register 0x2B)

These read/write 16-bit registers set the high limits for the four current sensor channels. The default value of these registers is 0xFFF0.

HIGH LIMIT 1 (PAGE 0x05)

Table 59. High Limit 1 (Page 0x05)

¹ N/A means not applicable.

² Not a physical register.

AV_{DD} , DAC Supply (DACV_{DD-UNI}/DACV_{DD-BI}) and AV_{SS} High *Limit Registers (Register 0x10 to Register 0x13)*

These read/write 16-bit registers set the high limits for the four voltage supply conversions. The default value of these registers is 0xFFF0.

BI-V_{OUT}O_{MON} to BI-V_{OUT}3_{MON} High Limit Registers *(Register 0x14 to Register 0x17)*

These registers store the high limits for the four internal inputs for monitoring the bipolar DAC outputs in open-loop mode or the integrator outputs in closed-loop mode.

RSx+MON High Limit Registers (Register 0x28 to Register 0x2B)

These registers store the high limits for the $RSx+_{MON}$ monitoring channels.

LOW LIMIT 0 (PAGE 0x06)

Table 61. Low Limit 0 (Page 0x06)

¹ N/A means not applicable.

² Not a physical register.

VINx Low Limit Registers (Register 0x10 to Register 0x13)

These read/write 16-bit registers set the low limits for the four input channels.

Temperature Sensor (T_{SENSE}x) Low Limit Registers *(Register 0x20 to Register 0x22)*

These read/write 16-bit registers set the low limits for the three temperature sensor channels.

Current Sensor (ISENSEx) Low Limit Registers (Register 0x28 to Register 0x2B)

These read/write 16-bit registers set the low limits for the four current sensor channels.

LOW LIMIT 1 (PAGE 0x07)

Table 64. Low Limit 1 (Page 0x07)

¹ N/A means not applicable.

² Not a physical register.

AV_{DD} , DAC Supply (DACV_{DD-UNI}/DACV_{DD-BI}), and AV_{SS} Low *Limit Registers (Register 0x10 to Register 0x13)*

These read/write 16-bit registers set the low limits for the four supply channels.

BI-V_{OUT}O_{MON} to BI-V_{OUT}3_{MON} Low Limit Registers *(Register 0x14 to Register 0x17)*

These registers store the low limits from the four internal inputs for monitoring the bipolar DAC outputs, although the intention is to monitor the bipolar DAC outputs in open-loop mode or the integrator outputs in closed-loop mode.

RSx+MON Low Limit Registers (Register 0x28 to Register 0x2B)

These registers store the low limits for the $\text{RSx} +_{\text{MON}}$ monitoring channels.

Table 66. Hysteresis 0 (Page 0x08)

¹ N/A means not applicable.

² Not a physical register.

VINx Hysteresis Registers (Register 0x10 to Register 0x13)

These read/write 16-bit registers set the hysteresis values for the four input channels.

Temperature Sensor (T_{SENSE}x) Hysteresis Registers *(Register 0x20 to Register 0x22)*

These read/write 16-bit registers set the hysteresis values for the three temperature sensor channels. The MSB of this register must be set to 1.

Table 67. Temperature Sensor Hysteresis Registers (Register 0x20 to Register 0x22)

Current Sensor (ISENSEx) Hysteresis Registers (Register 0x28 to Register 0x2B)

These read/write 16-bit registers set the hysteresis values for the four current sensor channels.

HYSTERESIS 1 (PAGE 0x09)

Table 69. Hysteresis 1 (Page 0x09)

¹ N/A means not applicable.

² Not a physical register.

AV_{DD}, DAC Supply (DACV_{DD-UNI}/DACV_{DD-BI}), and AV_{SS} *Hysteresis Registers (Register 0x10 to Register 0x13)*

These read/write 16-bit registers set the hysteresis values for the four supply voltage conversions.

BI-VOUT0MON to BI-VOUT3MON Hysteresis Registers (Register 0x14 to Register 0x17)

These read/write 16-bit registers set the hysteresis values for the four DAC monitoring conversions.

RSx+MON Hysteresis Registers (Register 0x28 to Register 0x2B)

These read/write 16-bit registers set the hysteresis values for the four RSx+ conversions.

[AD7293](http://www.analog.com/AD7293?doc=AD7293.pdf) Data Sheet

MINIMUM 0 (PAGE 0x0A)

Table 71. Minimum 0 (Page 0x0A)

¹ N/A means not applicable.

² Not a physical register.

VINx Minimum Registers (Register 0x10 to Register 0x13)

These 16-bit registers store the minimum ADC conversion results for the relevant input channel. The default value of these registers is 0xFFF0. These registers can be set back to their default value by writing to them (the 12-bit write value is not written to these registers).

Temperature Sensor (T_{SENSE}x) Minimum Registers *(Register 0x20 to Register 0x22)*

These 16-bit registers store the minimum ADC conversion results for the relevant temperature sensor channel. The default value of these registers is 0xFFF0. These registers can be set back to their default value by writing to them (the 12-bit write value is not written to these registers).

Current Sensor (ISENSEx) Minimum Registers (Register 0x28 to Register 0x2B)

These 16-bit registers store the minimum ADC conversion results for the relevant current sensor channel. The default value of these registers is 0xFFF0. These registers can be set back to their default value by writing to them (the 12-bit write value is not written to these registers).

Table 73. VINx and Current Sensor Minimum Registers (Register 0x10 to Register 0x13, and Register 0x28 to Register 0x2B)

Table 74. Minimum 1 (Page 0x0B)

¹ N/A means not applicable.

² Not a physical register.

AV_{DD}, DAC Supply (DACV_{DD-UNI}/DACV_{DD-BI}), and AV_{SS} *Minimum Registers (Register 0x10 to Register 0x13)*

These 16-bit registers store the minimum ADC conversion results for the relevant channels. These registers can be set back to their default value by writing to them.

BI-V_{OUT}O_{MON} to *BI-V_{OUT}3_{MON} Minimum Registers (Register 0x14 to Register 0x17)*

These 16-bit registers store the minimum ADC conversion results for the relevant DAC monitoring channels. These registers can be set back to their default value by writing to them.

RSx+MON Minimum Registers (Register 0x28 to Register 0x2B)

These 16-bit registers store the minimum ADC conversion results for the relevant channels. These registers can be set back to their default value by writing to them.

MAXIMUM 0 (PAGE 0x0C)

Table 76. Maximum 0 (Page 0x0C)

¹ N/A means not applicable.

² Not a physical register.

VINx Maximum Registers (Register 0x10 to Register 0x13)

These 16-bit registers store the maximum ADC conversion results for the relevant input channel. These registers can be set back to their default value by writing to them (the 12-bit write value is not written to these registers).

Temperature Sensor (T_{SENSE}x) Maximum Registers *(Register 0x20 to Register 0x22)*

These 16-bit registers store the maximum ADC conversion results for the relevant temperature sensor channel. These registers can be set back to their default value by writing to them (the 12-bit write value is not written to these registers).

Current Sensor (ISENSEx) Maximum Registers (Register 0x28 to Register 0x2B)

These 16-bit registers store the maximum ADC conversion results for the relevant current sensor channel. These registers can be set back to their default value by writing to them (the 12-bit write value is not written to these registers).

Table 79. Maximum 1 (Page 0x0D)

¹ N/A means not applicable.

² Not a physical register.

AV_{DD}, DAC Supply (DACV_{DD-UNI}/DACV_{DD-BI}), and AV_{SS} *Maximum Registers (Register 0x10 to Register 0x13)*

These 16-bit registers store the maximum ADC conversion results for the relevant channels.

BI-V_{OUT}O_{MON} to BI-V_{OUT}3_{MON} Maximum Registers *(Register 0x14 to Register 0x17)*

These 16-bit registers store the maximum ADC conversion results for the relevant DAC monitoring channels. These registers can be set back to their default value by writing to them.

RSx+MON Maximum Registers (Register 0x28 to Register 0x2B)

These 16-bit registers store the maximum ADC conversion results for the relevant channels. These registers can be set back to their default value by writing to them.

OFFSET 0 (PAGE 0x0E)

Table 81. Offset 0 (Page 0x0E)

VINx Offset Registers (Register 0x10 to Register 0x13)

These read/write 8-bit registers store the offset values for the relevant input channel.

Temperature Sensor (T_{SENSE}x) Offset Registers *(Register 0x20 to Register 0x22)*

These read/write 8-bit registers store the offset values for the relevant temperature sensor channel.

Current Sensor (ISENSEx) Offset Registers (Register 0x28 to Register 0x2B)

These read/write 8-bit registers store the offset values for the relevant current sensor channel.

Unipolar DAC (UNI-V_{OUT}x) Offset Registers (Register 0x30 to Register 0x33)

These read/write registers store the offset values for the corresponding DAC output. If the copy bit is set to 1, writing to any of the DAC offset registers sets all the other unipolar DAC offset registers to the same value.

Bipolar DAC (BI-V_{OUT}x) Offset Registers (Register 0x34 to *Register 0x37)*

These read/write registers store the offset values for the corresponding DAC output. If the copy bit is set to 1, writing to any of the DAC offset registers sets all the other bipolar DAC offset registers to the same value. Any write to these registers affects the DAC range in open-loop mode and the integrator limit in closed-loop mode.

¹ N/A means not applicable.

² Not a physical register.

Table 82. VINx and Current Sensor Offset Registers (Register 0x10 to Register 0x13, and Register 0x28 to Register 0x2B)

Table 83. Temperature Sensor Offset Registers (Register 0x20 to Register 0x22)

Table 84. Unipolar DAC Offset Registers (Register 0x30 to Register 0x33)

Table 85. Bipolar DAC Offset Registers (Register 0x34 to Register 0x37)

OFFSET 1 (PAGE 0x0F)

Table 86. Offset 1 (Page 0x0F)

¹ N/A means not applicable.

² Not a physical register.

AV_{DD}, DAC Supply (DACV_{DD-UNI}/DACV_{DD-BI}), and AV_{SS} Offset *Registers (Register 0x10 to Register 0x13)*

These read/write 8-bit registers store the offset values for the relevant supply voltage monitoring channels.

BI-VOUT0MON to BI-VOUT3 MON Offset Registers (Register 0x14 to Register 0x17)

These read/write 8-bit registers store the offset values for the relevant DAC monitoring channels.

RSx+MON Offset Registers (Register 0x28 to Register 0x2B)

These read/write 8-bit registers store the offset values for the relevant DAC monitoring channels. Note that, prior to conversion, the $RSx +_{MON}$ voltages are divided by 50.

ALERT (PAGE 0x10)

Table 88. Alert (Page 0x10)

¹ N/A means not applicable.

² Not a physical register.

Alert Summary (ALERTSUM) Register (Register 0x10)

This 16-bit register stores the summary from the channel dedicated alert registers. If any of the bits from the corresponding alert register are set, the register bit is set to 1 (OR function of individual alert register bits). When 1 is written to any of the register bits, this bit is cleared, that is, removing alerts and the alert bits from the corresponding alert register. This write is a quick way to clear any alerts in the device. The upper byte contains the high alerts, whereas the lower byte contains the low alerts. This format is applicable to the individual alert registers as well. The default value of this register is 0x0000.

VINx Alert Register (Register 0x12)

This 16-bit register stores the V_{IN} channel related high and low alerts. When 1 is written to any of the register bits, this bit clears, removing the corresponding alert.

Temperature Sensor (TSENSEx) Alert Register (Register 0x14)

This 16-bit register stores the temperature sensor related high and low alerts. When 1 is written to any of the register bits, this bit clears, removing the corresponding alert.

Current Sensor (ISENSEx) Alert Register (Register 0x15)

This 16-bit register stores the current sensor related high and low alerts. When 1 is written to any of the register bits, this bit clears, removing the corresponding alert.

Table 89. Alert Summary (ALERTSUM) Register (Register 0x10), Bit D15 to Bit D8

Table 90. Alert Summary (ALERTSUM) Register (Register 0x10), Bit D7 to Bit D0

Table 91. VINx Alert Register (Register 0x12)

Table 92. Temperature Sensor Alert Register (Register 0x14)

Table 93. Current Sensor Alert Register (Register 0x15)

Supply and BI-V_{OUT}X_{MON} Alert Register (Register 0x18)

This 16-bit register stores the AV_{DD}, DACV_{DD-UNI}, DAC_{VDD-BI}, AV_{SS}, BI-V_{OUT}X_{MON} high and low alerts. When 1 is written to any of the register bits, this bit clears, removing the corresponding alert.

RSx+MON Alert Register (Register 0x19)

This 16-bit register stores the RSx+ high and low alerts. When 1 is written to any of the register bits, this bit clears, removing the corresponding alert.

INT_{LIMIT}x and AV_{SS}/AV_{DD} Alert Register (Register 0x1A)

This 16-bit register stores the closed-loop integrator limit active status and AVss/AV_{DD} alarm status.

Table 94. Supply and BI-V_{OUTXMON} Alert Register (Register 0x18), Bit D15 to Bit D8

Table 95. Supply and BI-V_{OUTXMON} Alert Register (Register 0x18), Bit D7 to Bit D0

Table 96. RSx+MON Alert Register (Register 0x19)

Table 97. INTLIMITx and AVSS/AVDD Alert Register (Register 0x1A)

ALERT0 PIN ROUTING (PAGE 0x11)

All the registers from this page allow routing of the alert signals generated by the corresponding inputs/channels to the GPIO3/ ALERT0 pin of the device. The upper byte controls the high alerts routing, whereas the lower byte controls the low alerts routing.

N/A means not applicable.

² Not a physical register.

Table 99. VINx ALERT0 Register (Register 0x12)

VINx ALERT0 Register (Register 0x12)

This 16-bit register allows routing of the $V_{IN}x$ generated alerts to the ALERT0 pin.

Temperature Sensor (TSENSEx) ALERT0 Register (Register 0x14)

This 16-bit register allows routing of the temperature sensor generated alerts to the ALERT0 pin.

Current Sensor (ISENSEx) ALERT0 Register (Register 0x15)

This 16-bit register allows routing of the current sensor generated alerts to the ALERT0 pin.

Supply and BI-V_{OUT}X_{MON} ALERT0 Register (Register 0x18)

This 16-bit register allows routing of the supply channels and the bipolar DAC monitor channels generated alerts to the ALERT0 pin.

RSx+MON ALERT0 Register (Register 0x19)

This 16-bit register allows routing of the $RSx+_{MON}$ alerts to the ALERT0 pin.

INT_{LIMIT}x and AVss/AV_{DD} ALERTO Register (Register 0x1A)

This 16-bit register allows routing of the closed-loop integrator limit and AVss/AV_{DD} alerts to the ALERT0 pin.

Table 100. Temperature Sensor ALERT0 Register (Register 0x14)

Table 101. Current Sensor ALERT0 Register (Register 0x15)

Bit Number(s) Bit Name Description D15 BI-V_{OUT}3_{MON} high 0: no routing (default) 1: high alert on the corresponding channel routes to the ALERT0 pin D14 BI-V_{OUT} 2_{MON} high 0: no routing (default) 1: high alert on the corresponding channel routes to the ALERT0 pin D13 BI-V_{OUT}1_{MON} high 0: no routing (default) 1: high alert on the corresponding channel routes to the ALERT0 pin D12 BI-V_{OUT}O_{MON} high 0: no routing (default) 1: high alert on the corresponding channel routes to the ALERT0 pin D11 AV_{ss} high 0: no routing (default) 1: high alert on the corresponding channel routes to the ALERT0 pin D10 DACV_{DD-BI} high 0: no routing (default) 1: high alert on the corresponding channel routes to the ALERT0 pin D9 $DACV_{DD-UNI}$ high $\big|$ 0: no routing (default) 1: high alert on the corresponding channel routes to the ALERT0 pin D8 AV_{DD} high 0: no routing (default) 1: high alert on the corresponding channel routes to the ALERT0 pin D7 BI-V_{OUT}3_{MON} low 0: no routing (default) 1: low alert on the corresponding channel routes to the ALERT0 pin $\overline{D6}$ BI-V_{OUT}2_{MON} low 0: no routing (default) 1: low alert on the corresponding channel routes to the ALERT0 pin D5 BI-V_{OUT} 1_{MON} low 0: no routing (default) 1: low alert on the corresponding channel routes to the ALERT0 pin $D4$ BI-V_{OUT}O_{MON} low 0: no routing (default) 1: low alert on the corresponding channel routes to the ALERT0 pin $D3$ AV_{SS} low \vert 0: no routing (default) 1: low alert on the corresponding channel routes to the ALERT0 pin $D2$ DACV_{DD-BI} low 0: no routing (default) 1: low alert on the corresponding channel routes to the ALERT0 pin $D1$ DACV_{DD-UNI} low 0: no routing (default) 1: low alert on the corresponding channel routes to the ALERT0 pin

1: low alert on the corresponding channel routes to the ALERT0 pin

Table 102. Supply and BI-VOUTxMON ALERT0 Register (Register 0x18)

 $\begin{array}{|c|c|c|c|}\n\hline\n\text{D0} & \text{A} \text{V}_{\text{DD}} & \text{low} \\
\hline\n\end{array}$ 0: no routing (default)

Bit Number(s) Bit Name Description [D15:D12] Reserved Reserved D11 RS3+_{MON} high 0: no routing (default) 1: high alert on the corresponding channel routes to the ALERT0 pin D10 RS2+_{MON} high 0: no routing (default) 1: high alert on the corresponding channel routes to the ALERT0 pin D9 $RS1+_{MON}$ high $0:$ no routing (default) 1: high alert on the corresponding channel routes to the ALERT0 pin D8 RS0+_{MON} high 0: no routing (default) 1: high alert on the corresponding channel routes to the ALERT0 pin [D7:D4] Reserved Reserved D3 RS3+_{MON} low 0: no routing (default) 1: low alert on the corresponding channel routes to the ALERT0 pin D2 RS2+_{MON} low 0: no routing (default) 1: low alert on the corresponding channel routes to the ALERT0 pin D1 RS1+_{MON} low 0: no routing (default) 1: low alert on the corresponding channel routes to the ALERT0 pin D0 RS0+_{MON} low 0: no routing (default) 1: low alert on the corresponding channel routes to the ALERT0 pin

Table 103. RSx+MON ALERT0 Register (Register 0x19)

Table 104. INT_{LIMIT}x and AVss/AV_{DD} ALERT0 Register (Register 0x1A)

ALERT1 PIN ROUTING (PAGE 0x12)

All the registers from this page allow routing of the alert signals generated by the corresponding inputs/channels to the GPIO4/ ALERT1 pin of the device. The upper byte controls the high alerts routing, whereas the lower byte controls the low alerts routing.

¹ N/A means not applicable.

² Not a physical register.

Table 106. VINx ALERT1 Register (Register 0x12)

VINx ALERT1 Register (Register 0x12)

This 16-bit register allows routing of the $V_{IN}x$ generated alerts to the ALERT1 pin.

Temperature Sensor (TSENSEx) ALERT1 Register (Register 0x14)

This 16-bit register allows routing of the temperature sensor generated alerts to the ALERT1 pin.

Current Sensor (ISENSEx) ALERT1 Register (Register 0x15)

This 16-bit register allows routing of the current sensor generated alerts to the ALERT1 pin.

Supply and BI-V_{OUT}X_{MON} ALERT1 Register (Register 0x18)

This 16-bit register allows routing of the supply channels and the bipolar DAC monitor channels generated alerts to the ALERT1 pin.

RSx+MON ALERT1 Register (Register 0x19)

This 16-bit register allows routing of the $RSx +_{MON}$ alerts to the ALERT1 pin.

INT_{LIMIT}x and AV_{SS}/AV_{DD} ALERT1 Register (Register 0x1A)

This 16-bit register allows routing of the closed-loop integrator limit and AVss/AV_{DD} alerts to the ALERT1 pin.

Table 107. Temperature Sensor ALERT1 Register (Register 0x14)

Table 108. Current Sensor ALERT1 Register (Register 0x15)

Table 109. Supply and BI-V_{OUT}X_{MON} ALERT1 Register (Register 0x18)

Table 110. RSx+MON ALERT1 Register (Register 0x19)

<code>Table 111. INT</code> LMT and <code>AVss/AV</code> DD <code>ALERT1</code> <code>Register (Register 0x1A)</code>

SERIAL PORT INTERFACE

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) SPI allows the user to configure the device for specific functions and operations through an internal structured register space. The interface consists of four signals: CS, SCLK, DIN, and DOUT. The device is capable of interfacing within a range of 1.7 V to 5.5 V, which is set by the VDRIVE pin. SCLK is the serial clock input for the device. All data transfers on DIN or DOUT take place with respect to SCLK. The chip select input pin (CS) is an active low control. For the interface to be active, the chip select must be low. Data is clocked into the [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) on the SCLK rising edge and is loaded into the device MSB first. The length of each SPI frame can vary according to the command being sent. A no op command is available for interface flexibility. Data is clocked out of th[e AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) on DOUT in the same frame as the read command, on the falling edge of SCLK, while CS is low. The SCLK and DIN signals are ignored when CS is high, and the DOUT line becomes high impedance.

INTERFACE PROTOCOL

When reading from or writing to th[e AD7293,](http://www.analog.com/ad7293?doc=ad7293.pdf) the first byte contains the address pointer. Bit D7 of the address pointer is the read (high) and write (low) bit.

¹ X means don't care.

Bit D5 to Bit D0 of the address pointer specify the register address for the read or write operation.

After the address pointer, the data to be written to the device is supplied in bytes. The register structure of the [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) is page based and divided according to their specific functions. Some registers are common to all pages, whereas the rest of the registers are contained within a particular page. To select a page, write to the 8-bit page select register. When a particular page is selected, the user does not have to rewrite to the page select register every time prior to writing to a register from the same page[. Figure 52](#page-70-0) to [Figure 54](#page-70-1) show the read and write data formats for th[e AD7293.](http://www.analog.com/ad7293?doc=ad7293.pdf)

For a register write, the read/write bit is zero, and the DOUT line remains high impedance. Upon completion of a read or write, the [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) is ready to accept a new register address; alternatively, to terminate the operation, take the CS pin high.

MODES OF OPERTION

There are two methods of initiating a conversion on the [AD7293:](http://www.analog.com/ad7293?doc=ad7293.pdf) background mode and command mode.

Background Mode (BG)

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) can be configured to continuously convert on a programmable cycle of channels, making it the ideal mode of operation for system monitoring. These conversions take place in the background and are transparent to the master. Typically, this mode is used to automatically monitor a selection of channels with either the limit registers programmed to signal an out of range condition via the alert function or with the minimum/ maximum recorders tracking the variation over time of a particular channel. Reads and writes can be performed at any time during this mode (the result registers contains the most recent conversion results).

On power-up, this mode is disabled. This mode can be enabled by writing to the background enable bits ($V_{IN}x$ background enable register; temperature sensor background enable register; current sensor background enable register; and the RS+MON, supply monitor, and BI-V_{OUT}x background enable register) from the configuration page. The background conversions are active only when \overline{CS} is pulled high, that is, the interface is not active. When \overline{CS} is pulled low, the conversions pauses and resumes from the last channel in the cycle when \overline{CS} is pulled high again. The user can read back the conversion results via the channel specific result registers.

If a command mode conversion is requested while the background mode is active, the scheduled background mode conversion from the cycle pauses while $\overline{\text{CS}}$ is low and tags onto the command mode conversion. Conversion is reflected in the ADC busy signal, which stays true for the combined duration of the command mode conversion and the background mode.

If the background conversions are enabled during the closedloop mode operation, they run continuously irrespective of CS status. However, the results of the ADC conversions are only stored if $\overline{\text{CS}}$ is pulled high.

The ADC background cycle prioritizes in the following order: $V_{\text{IN}}0$ to $V_{\text{IN}}3$, T_{SENSE} INT, T_{SENSE} D0, T_{SENSE} D1, $I_{\text{SENSE}}0$ to $I_{\text{SENSE}}3$, voltage supply monitoring, BI-V_{OUT}O_{MON} to BI-V_{OUT}3_{MON}, and $RS0+_{MON}$ to $RS3+_{MON}$.

Command Mode

Command mode is useful for controlling the sampling instant on the V_{IN} x channels if an ac waveform is being converted. To enter this mode and initiate a conversion on a channel, the special command byte, 0x82, must be written to the device.

When the conversion command is received, the [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) uses the current values in the registers on the sequence page to determine which channel to convert on and subsequently read back from. The common result register is updated with the result of the current conversion channel, which allows the user to continuously read back the conversion results in command mode. The ADC command mode sequencer prioritizes in this order: $V_{IN}0$ to $V_{IN}3$, $T_{SENSE}INT$, $T_{SENSE}D0$, $T_{SENSE}D1$, $I_{SENSE}0$ to I_{SENSE} 3, voltage supply monitoring, BI-V_{OUT}0_{MON} to BI-V_{OUT}3_{MON}, and $RS0+_{MON}$ to $RS3+_{MON}$. The sequencer can be reset by writing to any of the sequence registers.

In the example i[n Figure 55,](#page-72-0) to initiate the continuous conversion command mode, point to the sequence page and write to the relevant sequence registers. The ADC sequence register is programmed to convert on analog input channels, $V_{IN}0$ to $V_{IN}2$, in this example. The first conversion takes place when th[e AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) enters command mode after the special command byte. Every subsequent conversion is initiated after the result readback frame, as shown i[n Figure 55.](#page-72-0)

[Figure 56](#page-72-1) shows another example for a command mode conversion with a fixed 24-bit SPI frame length. The first conversion is initiated when the device enters the command mode after the special command byte, which is followed by a 24-bit readback of the conversion result. The device exits command mode when CS is pulled high, although the sequencer is not reset. Every subsequent conversion is initiated by reentering the command mode via the special command byte after which the user must wait long enough to allow the device to finish any conversions before reading back the next result.

Current Sensor and Temperature Sensor Conversions

Conversions on the temperature and current sensor channels can be enabled only via one set of registers, TSENSEX background enable and ISENSEX background enable, respectively, unlike the other channels, because the current sense and temperature sense amplifiers work by integrating the input voltage for a fixed amount of time, depending on the gain required. At the end of this integration period, a request is sent to the ADC for a conversion to be performed. The ADC deals with these requests in the order in which they arrive. For the other channels, the ADC starts converting immediately. The corresponding sequence register for these channels is used only to put the temperature and current sensor results in the command mode readback sequence and not to enable conversions on these channels.

Figure 56. Command Mode Read Example (24-Bit Fixed Frame, CS Taken High After Each Conversion)

Conversion Timing

[Table 113](#page-72-0) shows the approximate conversion times for each type of channel under nominal conditions. Note that the temperature and current sensor channels, when enabled, are background conversions that are added on in command mode because the integration/sense times are greater than other ADC reads.

Current Sense and Temperature Sense Channel Integration Time

The internal current sense and temperature sense amplifiers function by integrating the input voltage for a fixed amount of time depending on the gain required. At the end of the integration period, a request is sent to the ADC for a conversion to be performed. The ADC deals with these requests in the order in which they arrive.

Table 114. Current Sensor Integration Time

Table 115. Temperature Sensor Integration time

Each current sense channel has its own integrator, whereas there is only one integrator for all three temperature channels. Therefore, temperature inputs that are enabled are measured sequentially. This means that, for example, if all are enabled, the update time is $(1220.92 \text{ }\mu\text{s} + 2 \times 2439.48 \text{ }\mu\text{s}) = 6099.88 \text{ }\mu\text{s}$

Conversion and Integration Timing Example 1

Enable three of the current sense channels with a gain of 6.25. All three integrations start as soon as the enable register is written to. After 17.6 µs, all three voltages are ready to be converted by the ADC. The ISENSEO channel is converted first, while the ISENSE1 channel and the ISENSE2 channel are held in the queue. After the ISENSEO conversion is complete, the ISENSEO amplifier is released to start a new integration, and the ADC moves on to convert the ISENSE1 voltage.

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) settles into a routine, converting the three ISENSEX channels, each with an update time of $(17.6 \,\mu s + 4.2 \,\mu s) = 21.8 \,\mu s$.

See [Figure 57](#page-74-0) for more details.

Conversion and Integration Timing Example 2

In this example, in addition to the three current sense channels, three monitor channels are also enabled, as shown in [Figure 58.](#page-74-1) The ADC is busy all the time; therefore, the time it takes to complete a cycle of conversions is the sum of all the conversion times: $(4.2 \text{ }\mu\text{s} \times 3 + 4.0 \text{ }\mu\text{s} \times 3) = 24.6 \text{ }\mu\text{s}.$

If the temperature sensor is also enabled, when the output of the temperature sensor is ready (once every 1 ms to 2 ms depending on which channels are selected), the ADC sequencer waits for its turn in the sequence before initiating a conversion on the particular TSENSEX channel. The combination of conversions increases the duration of that particular cycle from 24.6 µs to $(24.6 \,\mu s + 2.3 \,\mu s) = 26.9 \,\mu s$ in this example.

Digital Filtering

A digital filter is available on the ADC channels. The digital filter consists of a simple low-pass filter function to help reduce unwanted noise on dc signals. This low-pass filter has a −3 dB cutoff frequency of

$$
f_{-3dB} = \frac{f_S}{2\pi \times 64} \approx \frac{f_S}{400}
$$

where *fs* is the sample frequency. The sample frequency depends on the type of channel, how many other channels are enabled, and whether it is in background mode or command mode (for example, if the internal temperature sensor channel is enabled alone, the update period is 1220.92 µs typically, which is close to $f_s \approx 819$ Hz). If $V_{IN}0$, $V_{IN}1$, $V_{IN}2$, and $V_{IN}3$ are also enabled in background mode, a conversion then takes place on $V_{IN}0$ every 9.2 µs (2.3 µs \times 4), meaning $f_s \approx 1 \div 9.2$ µs ≈ 108.7 kHz. To avoid aliasing of high frequencies at the input, use an antialias filter to reject input frequencies above $f_s/2$.

Data Sheet **[AD7293](http://www.analog.com/AD7293?doc=AD7293.pdf)**

Figure 58. Conversion and Integration Internal Timing Example 2

APPLICATIONS INFORMATION

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) contains all the functions required for generalpurpose monitoring and control of current, voltage, and temperature. With its 60 V maximum common-mode range, the device is useful in applications where current sensing in the presence of a high common-mode voltage is required. Closedloop mode is designed for monitoring and controlling, for example, the power amplifier in a cellular base station.

BASE STATION POWER AMPLIFIER CONTROL

The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) is used in a signal chain to achieve the optimal bias conditioning for enhancement mode or depletion mode power amplifiers. The main factors influencing the bias conditions are temperature, supply voltage, gate voltage drift, and general processing parameters. The overall performance of a power amplifier configuration is determined by the inherent trade-offs required in efficiency, gain, and linearity. The high level of integration as well as the intelligent features offered by the [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) allows the use of a single chip to dynamically control the drain bias current to maintain a constant value over temperature and time, thus significantly improving the overall performance of the power amplifier. The [AD7293](http://www.analog.com/ad7293?doc=ad7293.pdf) incorporates

the functionality of eight discrete components, providing considerable board area savings over discrete solutions.

The circuit shown i[n Figure 59](#page-76-0) is the typical power amplifier control application diagram for the [AD7293.](http://www.analog.com/ad7293?doc=ad7293.pdf) The device monitors and controls the overall performance of four final stage amplifiers. The gain control and phase adjustment of the driver stage are incorporated in the application and are carried out by the four available uncommitted outputs of the [AD7293.](http://www.analog.com/ad7293?doc=ad7293.pdf) The high-side current sensor measures the amount of current on the respective final stage amplifiers while the closed-loop system maintains the programmed current across the sense resistor. Furthermore, the PA_ON provides optional control for a cutoff switch on the supply. The ALERTx pins can be configured to trigger when current readings are more than a specified limit and the RF input signal can be switched off by the ALERTx pin. The alert feature can also be routed internally to clamp the DAC outputs and turn off the power.

By measuring the transmitted (Tx) power and the received (Rx) power, the device can dynamically change the drivers and PA signal to optimize performance.

Data Sheet

Figure 59. Typical Power Amplifier Control Application

DEPLETION MODE AMPLIFIER BIASING AND PROTECTION

Depletion mode devices (for example, gallium nitride (GaN) or gallium arsenide (GaAs)) require temperature compensated gate biasing voltages similar to enhancement mode devices (for example, laterally diffused metal oxide semiconductor (LDMOS)) to maintain constant quiescent drain current with temperature. The most important consideration for a depletion mode device is the biasing sequence. If the gate of a depletion mode device is at 0 V and the drain voltage is applied, the device may be damaged by drawing excessive current. It is also likely that a device may become potentially unstable at lower drain source voltages. Therefore, decreasing the gate voltage to less than the pinch off voltage while the drain voltage is being powered on and off is necessary.

The AD7293 was designed for depletion mode power amplifier biasing. Bipolar DAC outputs enable negative voltage biasing of the gate on the depletion mode device. A closed-loop mode combined with a low temperature drift reference ensures that the loop is steady over temperature.

AD7293

The AD7293 works to ensure that instability or destruction of the depletion mode device is avoided. A PA_ON signal allows the user the option to control an external PMOS switch to turn on and off the drain current. This signal is set to the off state on power-up. Because depletion mode devices require a negative bias to remain at an acceptable level, and bipolar DACs transmit on the AVss supply for proper operation, PA_ON can be triggered when AVss exceeds an acceptable level.

In the event of an AV_{DD} voltage supply failure, the bipolar DACs clamp to the AVss supply $(-5 V)$, which ensures that the PA

threshold voltage is not exceeded in the event of AV_{DD} voltage supply failure.

The on-chip bipolar DAC clamping circuitry ensures that the four bipolar outputs are set to their clamp value on power-up, and the DACs can be triggered to clamp by the external SLEEPx pins at any stage by the user.

The voltage monitoring of the supply voltages can help to quickly detect any system issues. The bipolar DAC output monitoring can be useful in closed-loop mode to sense the voltage output controlling the PA gate. Monitoring of the RSx+ pins voltages helps in detecting issues on the high side of the sense resistor.

To adhere to radio standards, it may be necessary to control the rate at which the PA gain changes. A ramp register is available that allows the user to control the slew rate of the DAC in closed-loop mode. Additionally, a closed-loop sequence is provided in th[e Closed-Loop Sequencing s](#page-27-0)ection to ensure the protection of the power amplifier from an overvoltage.

LOOP COMPONENT SELECTION

To select the loop component, use the following conditions:

 $R_S \leq 0.2/I_{DS(MAX)}$ $R_S ≤ τ_I/(52.5 μs × g_{m(MAX)})$ $\tau_G \leq \tau_I/(25 \times g_{m(MAX)} \times R_S)$ τ _S \leq (1/10) $\times \tau$ _G

where:

RS is the value of the current sense resistor in ohms.

IDS(MAX) is the PA drain current at the maximum required PA gain in amperes.

 τ *I* is the integrator time constant (default value = 840 μs) in seconds.

gm(MAX) is the PA transconductance at the maximum required PA gain in Siemens.

 τ _G is the gate filter time constant in seconds.

τS is the current sense filter time constant in seconds.

To optimize the loop response from this point, the R_s, τ_I , τ_G , and τ_s values can be adjusted (se[e Table 116\)](#page-77-0).

When setting τ_{G} , do not exceed the maximum load capacitance specification (10 nF when R_G = 0 Ω , and 1 µF when R_G = 5 Ω). Include the PA gate capacitance in the calculation.

Figure 60. Loop Component Selection and Filtering