

No External Components Required Highly Stable, Factory Trimmed Gain of 5

Single- and Dual-Supply Operation

4 V to 36 V Single Supply

Excellent Dynamic Performance

86 dB Min @ DC 80 dB Min to 10 kHz Wide Bandwidth 900 kHz

Low Power, 1.2 mA Max Supply Current

Wide Power Supply Range $(\pm 1.7 \text{ V to } \pm 18 \text{ V})$

FEATURES

High CMRR

High Slew Rate

5 V/μs Min Outstanding DC Precision

Low Gain Drift

5 ppm/°C Max

150 μV Max

Low Offset Drift

1.2 nA Max

Current Transmitters

Multiplexed Systems

4 to 20 mA Converters Bridge Transducers

Sensor Signal Conditioning

APPLICATIONS

Patient Monitors

2 μV/°C Max


Low Input Offset Voltage

Low Input Bias Current

Precision Gain of 5 Instrumentation Amplifier

AD8225

FUNCTIONAL BLOCK DIAGRAM






Figure 1. Typical CMRR vs. Frequency

GENERAL DESCRIPTION

The AD8225 is an instrumentation amplifier with a fixed gain of 5, which sets new standards of performance. The superior CMRR of the AD8225 enables rejection of high frequency common-mode voltage (80 dB Min @ 10 kHz). As a result, higher ambient levels of noise from utility lines, industrial equipment, and other radiating sources are rejected. Extended CMV range enables the AD8225 to extract low level differential signals in the presence of high common-mode dc voltage levels even at low supply voltages.

Ambient electrical noise from utility lines is present at 60 Hz and harmonic frequencies. Power systems operating at 400 Hz create high noise environments in aircraft instrument clusters. Good CMRR performance over frequency is necessary if power system generated noise is to be rejected. The dc to 10 kHz

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

CMRR performance of the AD8225 rejects noise from utility systems, motors, and repair equipment on factory floors, switching power supplies, and medical equipment.

Low input bias currents combined with a high slew rate of 5 V/ μ s make the AD8225 ideally suited for multiplexed applications.

The AD8225 provides excellent dc precision, with maximum input offset voltage of 150 μ V and drift of 2 μ V/°C. Gain drift is 5 ppm/°C or less.

Operating on either single or dual supplies, the fixed gain of 5 and wide input common-mode voltage range make the AD8225 well suited for patient monitoring applications.

The AD8225 is packaged in an 8-lead SOIC package and is specified over the standard industrial temperature range, -40° C to $+85^{\circ}$ C.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

$\label{eq:AD8225} AD8225 \mbox{--} SPECIFICATIONS (T_A = 25^\circ C, V_S = \pm 15 \mbox{ V}, R_L = 2 \mbox{ k}\Omega, \mbox{ unless otherwise noted.})$

Parameter	Conditions	Min	Тур	Max	Unit
GAIN Gain Gain Error Nonlinearity vs. Temperature		-0.1	5 +0.05 2 1	+0.1 10 5	V/V % ±ppm ±ppm/°C
OFFSET VOLTAGE (RTI) Offset Voltage vs. Temperature vs. Supply (PSRR)		90	50 0.3 100	150 2	±μV ±μV/°C dB
INPUT Input Operating Impedance Differential Common Mode Input Voltage Range (Common-Mode) vs. Temperature Input Bias Current vs. Temperature Input Offset Current vs. Temperature Common-Mode Rejection Ratio	$T_A = T_{MIN}$ to T_{MAX} f = 10 kHz*	$-V_{S} + 1.6$ $-V_{S} + 2.2$ 86 83 80	$ \begin{array}{c} 10\ 2\\ 10\ 2\\\\ 0.5\\ 3\\ 0.15\\ 1.5\\ 94\\\end{array} $	$+V_{S} - 1.0$ $+V_{S} - 1.2$ 1.2 0.5	$\begin{array}{c} G\Omega \ pF \\ G\Omega \ pF \\ V \\ V \\ nA \\ pA/^{\circ}C \\ nA \\ pA/^{\circ}C \\ dB \\ dB \\ dB \end{array}$
OUTPUT Operating Voltage Range vs. Temperature Operating Voltage Range vs. Temperature Short Circuit Current	$R_{\rm L} = 2 \ k\Omega$ $R_{\rm L} = 10 \ k\Omega$	$\begin{array}{c} -V_{S}+1.4\\ -V_{S}+1.5\\ -V_{S}+1.0\\ -V_{S}+1.2 \end{array}$	18	$\begin{array}{c} +V_{S}-1.4 \\ +V_{S}-1.6 \\ +V_{S}-1.1 \\ +V_{S}-1.0 \end{array}$	V V V V V mA
DYNAMIC RESPONSE Small Signal –3 dB Bandwidth Full Power Bandwidth Settling Time (0.01%) Settling Time (0.001%) Slew Rate	V _{OUT} = 20 V p-p 10 V Step 10 V Step	5	900 75 3.4 4.8		kHz kHz μs μs V/μs
NOISE (RTI) Voltage Current	0.1 Hz to 10 Hz Spectral Density, 1 kHz 0.1 Hz to 10 Hz Spectral Density, 1 kHz		1.5 45 4 50		µV p-p nV/√Hz pA p-p fA/√Hz
REFERENCE INPUT R_{IN} I_{IN} Voltage Range Gain to Output	$V_{IN+}, V_{REF} = 0$	-V _s + 1.4 0.999	18 60 1	+V _S - 1.4 1.001	kΩ μA V
POWER SUPPLY Operating Range Quiescent Current		1.7	1.05	18 1.2	±V mA
TEMPERATURE RANGE For Specified Performance		-40		+85	°C

*Pin 1 connected to Pin 4. See Applications section.

Specifications subject to change without notice.

SPECIFICATIONS (T_A = 25°C, V_S = ± 5 V, R_L = 2 k Ω , unless otherwise noted.)

Parameter	Conditions	Min	Тур	Max	Unit
GAIN Gain Gain Error Nonlinearity vs. Temperature		-0.1	5 +0.05 2 1	+0.1 10 5	V/V % ±ppm ±ppm/°C
VOLTAGE OFFSET (RTI) Offset Voltage vs. Temperature vs. Supply		90	125 100	325 2	$\begin{array}{c} \pm \mu V \\ \pm \mu V/^{\circ}C \\ dB \end{array}$
INPUT Input Operating Impedance Differential Common-Mode Input Operating Voltage Range vs. Temperature Input Bias Current vs. Temperature Input Offset Current vs. Temperature Common-Mode Rejection Ratio	$T_A = T_{MIN}$ to T_{MAX} f = 10 kHz*	$ \begin{array}{c} -V_{S} + 1.6 \\ -V_{S} + 2.1 \\ 86 \\ 83 \\ 80 \\ \end{array} $	10 2 10 2 0.5 3 0.15 1.5 94	$+V_{S} - 1.0$ $+V_{S} - 1.5$ 1.2 0.5	$\begin{array}{c} G\Omega \ pF \\ G\Omega \ pF \\ V \\ V \\ nA \\ pA/^{\circ}C \\ nA \\ pA/^{\circ}C \\ dB \\ dB \\ dB \end{array}$
OUTPUT Operating Voltage Range vs. Temperature Operating Voltage Range vs. Temperature Short Circuit Current	$R_L = 2 k\Omega$ $R_L = 10 k\Omega$	$\begin{array}{c} -V_{S}+0.9\\ -V_{S}+1.0\\ -V_{S}+0.8\\ -V_{S}+0.9\end{array}$	18	$\begin{array}{l} +V_{S}-1.0 \\ +V_{S}-1.2 \\ +V_{S}-1.0 \\ +V_{S}-1.0 \end{array}$	V V V V MA
DYNAMIC RESPONSE Small Signal –3 dB Bandwidth Full Power Bandwidth Settling Time (0.01%) Settling Time (0.001%) Slew Rate	V _{OUT} = 7.8 V p-p 7 V Step 7 V Step	5	900 170 3 4.3		kHz kHz µs µs V/µs
NOISE (RTI) Voltage Current	0.1 Hz to 10 Hz Spectral Density, 1 kHz 0.1 Hz to 10 Hz Spectral Density, 1 kHz		1.5 45 4 50		µV p-p nV/√Hz pA p-p fA/√Hz
REFERENCE INPUT R_{IN} I_{IN} Voltage Range Gain to Output	$V_{INT}, V_{REF} = 0$	$-V_{s} + 0.9$ 0.999	18 60 1	+V _s – 1.0 1.001	kΩ μA V
POWER SUPPLY Operating Range Quiescent Current		1.7	1.05	18 1.2	±V mA
TEMPERATURE RANGE For Specified Performance		-40		+85	°C

*Pin 1 connected to Pin 4. See Applications section.

Specifications subject to change without notice.

SPECIFICATIONS ($T_A = 25^{\circ}C$, $V_S = 5 V$, $R_L = 2 k\Omega$, unless otherwise noted.)

Parameter	Conditions	Min	Тур	Max	Unit
GAIN Gain Gain Error Nonlinearity vs. Temperature		-0.1	5 +0.05 2 1	+0.1 10 5	V/V % ±ppm ±ppm/°C
OFFSET VOLTAGE (RTI) Offset Voltage vs. Temperature vs. Supply		90	150 100	375 2	±μV ±μV/°C dB
INPUT Input Operating Impedance Differential Common Mode Input Voltage Range (Common-Mode) vs. Temperature Input Bias Current vs. Temperature Input Offset Current vs. Temperature Common-Mode Rejection Ratio	$T_A = T_{MIN}$ to T_{MAX} f = 10 kHz*	1.6 1.7 86 83 80	$ \begin{array}{c} 10\ 2\\ 10\ 2\\ 0.5\\ 3\\ 0.15\\ 1.5\\ 94\\ \end{array} $	$V_{S} - 1.05$ $V_{S} - 1.0$ 1.2 0.5	$\begin{array}{c} G\Omega \ pF \\ G\Omega \ pF \\ V \\ V \\ nA \\ pA/^{\circ}C \\ nA \\ pA/^{\circ}C \\ dB \\ dB \\ dB \end{array}$
OUTPUT Operating Voltage Range vs. Temperature Operating Voltage Range vs. Temperature Short Circuit Current	$R_L = 2 k\Omega$ $R_L = 10 k\Omega$	0.8 0.9 0.8 0.9	18	$\begin{array}{c} V_{S} - 1.05 \\ V_{S} - 1.2 \\ V_{S} - 1.0 \\ V_{S} - 1.0 \end{array}$	V V V V W mA
DYNAMIC RESPONSE Small Signal –3 dB Bandwidth Full Power Bandwidth Settling Time (0.01%) Settling Time (0.001%) Slew Rate	V _{OUT} = 3.2 V p-p 2 V Step 2 V Step	5	900 420 3.3 5.1		kHz kHz μs μs V/μs
NOISE (RTI) Voltage Current	0.1 Hz to 10 Hz Spectral Density, 1 kHz 0.1 Hz to 10 Hz Spectral Density, 1 kHz		1.5 45 4 50		µV p-p nV/√Hz pA p-p fA/√Hz
REFERENCE INPUT R _{IN} I _{IN} Voltage Range Gain to Output		0.4 0.999	18 60 1	V _S - 0.9 1.001	kΩ μA V
POWER SUPPLY Operating Range Quiescent Current		3.4	1.05	36 1.2	V mA
TEMPERATURE RANGE For Specified Performance		-40		+85	°C

*Pin 1 connected to Pin 4. See Applications section.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage ±18 V
Internal Power Dissipation
Input Voltage (Common-Mode) $\dots \dots \dots \pm V_S$
Differential Input Voltage ±25 V
Output Short Circuit Duration Indefinite
Storage Temperature
Operating Temperature Range40°C to +85°C
Lead Temperature Range (10 sec Soldering) 300°C

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION DESCRIPTIONS

Pin Number	Mnemonic	Function
1	NC	May be Connected to Pin 4 to Balance C_{IN}
2	-IN	Inverting Input
3	+IN	Noninverting Input
4	-V _S	Negative Supply Voltage
5	REF	Connect to Desired Output CMV
6	V _{OUT}	Output
7	+V _S	Positive Supply Voltage
8	NC	




Figure 2. Maximum Power Dissipation vs. Temperature

ORDERING GUIDE


Model	Temperature Range	Package Description	Package Options
AD8225AR	–40°C to +85°C	8-Lead SOIC	RN-8
AD8225AR-REEL	–40°C to +85°C	8-Lead SOIC	13" REEL
AD8225AR-REEL7	–40°C to +85°C	8-Lead SOIC	7" REEL
AD8225-EVAL		Evaluation Board	RN-8

CAUTION _


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8225 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




AD8225—Typical Performance Characteristics ($T_A = 25^{\circ}C$, $R_L = 2 k\Omega$, $V_S = \pm 15 V$, unless otherwise noted.)




TPC 1. Typical Distribution of Input Offset Voltage, $V_S = \pm 15 V$




TPC 2. Typical Distribution of Input Bias Current, $V_S = \pm 15 V$




TPC 3. Typical Distribution of Input Offset Current, $V_S = \pm 15 V$




TPC 4. Bias Current vs. Temperature




TPC 5. Offset Voltage vs. Warm-Up Time




TPC 6. Voltage Noise Spectral Density vs. Frequency (RTI)




TPC 7. Input Current Noise Spectral Density vs. Frequency




TPC 8. 0.1 Hz to 10 Hz Voltage Noise, RTI




TPC 9. 0.1 Hz to 10 Hz Current Noise




TPC 10. CMR vs. Frequency, RTI




TPC 11. CMRR vs. Temperature




TPC 12. CMV Range vs. V_{OUT}, Dual Supplies




TPC 13. CMV vs. V_{OUT}, Single Supply




TPC 14. PSRR vs. Frequency, RTI




TPC 15. Small Signal Frequency Response, $V_{OUT} = 200 \text{ mV } p \cdot p$




TPC 16. Large Signal Frequency Response, $V_{OUT} = 4 V p - p$




TPC 17. Input Common Mode Voltage Range vs. Supply Voltage




TPC 18. Output Voltage Swing vs. Supply Voltage and Load Resistance




TPC 19. Output Voltage Swing vs. Load Resistance




TPC 20. Large Signal Pulse Response and Settling Time to 0.001%




TPC 21. Small Signal Pulse Response, $C_L = 100 \text{ pF}$



TPC 22. Settling Time vs. Step Size




TPC 23. Gain Nonlinearity




TPC 24. I_{SUPPLY} vs. V_{SUPPLY} and Temperature

Test Circuits



Test Circuit 1. 1 Hz to 10 Hz Voltage Noise Test



Test Circuit 2. Settling Time to 0.01%




Figure 3. Simplified Schematic


THEORY OF OPERATION

The AD8225 is a monolithic, three op amp instrumentation amplifier. Laser wafer trimming and proprietary circuit techniques enable the AD8225 to boast the lowest output offset voltage and drift of any currently available in amp (150 μ V RTI), as well as a higher common-mode voltage range.


Referring to Figure 3, the input buffers consist of super-beta NPN transistors Q1 and Q2, and op amps A1 and A2. The transistors are compensated so that the bias currents are extremely low, typically 100 pA or less. As a result, current noise is also low, at 50 fA/ \sqrt{Hz} . The unity gain input buffers drive a gain-of-five difference amplifier. Because the 3 k Ω and 15 k Ω resistors are ratio matched, gain stability is better than 5 ppm/°C over the rated temperature range.

The AD8225 also has five times the gain bandwidth of a typical in amp. This wider GBW results from compensation at a fixed gain of 5, which can be one fifth of that required if the amplifier were compensated for unity gain.

High frequency performance is also enhanced by the innovative pinout of the AD8225. Since Pins 1 and 8 are uncommitted, Pin 1 may be connected to Pin 4. Since Pin 4 is also ac common, the stray capacitance at Pins 2 and 3 is balanced.



PIN 1 HAS NO INTERNAL CONNECTION



APPLICATIONS

Precision V-to-I Converter

When small analog voltages are transmitted across significant distances, errors may develop due to ambient electrical noise, stray capacitance, or series impedance effects. If the desired voltage is converted to a current, however, the effects of ambient noise are mitigated. All that is required is a voltage to current conversion at the source, and an I-to-V conversion at the other end to reverse the process.

Figure 5 illustrates how the AD8225 may be used as the transmitter and receiver in a current loop system. The full-scale output is 5 mA.




Figure 5. Precision Voltage-to-Current Converter

As noted in Figure 5, an additional op amp and four resistors are required to complete the converter. The precision gain of 5 in the AD8225s, used in the transmit and receive sections, preserves the integrity of the desired signal, while the high frequency common-mode performance at the receiver rejects noise on the transmission line. The reference of the receiver may be connected to local ground or the reference pin of an A/D converter (ADC).

Figure 6 shows bench measurements of the input and output voltages, and output current of the circuit of Figure 5. The transmission media is 10 feet of insulated hook-up wire for the current drive and return lines.




Figure 6. V-to-I Converter Waveforms (CH1: V_{IN} , CH2: V_{OUT} , CH3: I_{OUT})

Driving a High Resolution ADC

Most high precision ADCs feature differential analog inputs. Differential inputs offer an inherent 6 dB improvement in S/N ratio and resultant bit resolution. These advantages are easy to realize using a pair of AD8225s.

AD8225s can be configured to drive an ADC with differential inputs by using either single-ended or differential inputs to the AD8225s. Figure 7 shows the circuit connections for a differential input. A single-ended input may be configured by connecting the negative input terminal to ground.




Figure 7. Driver for Differential ADC

The AD7675 ADC illustrated in Figure 7 is a SAR type converter. When the input is sampled, the internal sample-and-hold capacitor is charged to the input voltage level. Since the output of the AD8225 cannot track the instantaneous current surge, a voltage glitch develops. To source the momentary current surge, a capacitor is connected from the A/D input terminal to ground. Since the AD8225 cannot tolerate greater than approximately

100 pF of capacitance at its output, a 75 Ω series resistor is required at each in amp output to prevent oscillation.

Using the Reference Input

Note in the example in Figure 7 that Pin 5, the reference input, is driven by a voltage source. This is because the reference pin is internally connected to a 15 k Ω resistor, which is carefully trimmed to optimize common-mode rejection. Any additional resistance connected to this node will unbalance the bridge network formed by the two 3 k Ω and two 15 k Ω resistors, resulting in an error voltage generated by common-mode voltages at the input pins.

AD8225 Used as an EKG Front End

The topology of the instrumentation amplifier has made it the circuit configuration of choice for designers of EKG and other low level biomedical amplifiers. CMRR and common-mode voltage advantages of the instrumentation amplifier are tailor made to meet the challenges of detecting minuscule cardiac generated voltage levels in the presence of overwhelming levels of noise and dc offset voltage. The subtracter circuit of the in amp will extract and amplify low level signals that are virtually obscured by the presence of high common-mode dc and ac potentials.

A typical circuit block diagram of an EKG amplifier is shown in Figure 8. Using discrete op amps in the in amp and gain stages, the signal chain usually includes several filters, high voltage protection, lead-select circuitry, patient lead buffering, and an ADC. Designers who roll their own instrumentation amplifiers must provide precision custom trimmed resistor networks and well matched op amps.

The AD8225 instrumentation amplifier not only replaces all the components shown in the highlighted block in Figure 8, but also provides a solution to many of the difficult design problems encountered in EKG front ends. Among these are patient generated errors from ac noise sources and errors generated by unequal electrode potentials. Alone, these error voltages can exceed the desired QRS complex by orders of magnitude.




Figure 8. Block Diagram, EKG Monitor Front End Using Discrete Components

In the classical three op amp in amp topology shown in Figure 8, gain is developed differentially between the two input amplifiers A1 and A2, sacrificing CMV (common-mode voltage) range. The gain of the in amp is typically 10 or less, and an additional gain stage increases the overall gain to approximately 1000.

Gain developed in the input stage results in a trade-off in commonmode voltage range, constraining the ability of the amplifier to tolerate high dc electrode errors. Although the AD8225 is also a three amplifier design, its gain of 5 is developed at the *output* amplifier, improving the CMV range at the input. Using ± 5 V supplies, the CMV range of the AD8225 is from -3.4 V to +4 V, compared to -3.1 V to +3.8 V, a 7% improvement in input headroom over conventional in amps with the same gain.




Figure 9. EKG Monitor Front End

Figure 9 illustrates how an AD8225 may be used in an EKG front end. In a low cost system, the AD8225 can be connected to the patient. If buffers are required, the AD8225 can replace the expensive precision resistor network and op amp.

Figure 10 shows test waveforms observed from the circuit of Figure 9.




Figure 10. EKG Waveform Using Circuit of Figure 9

Benefits of Fast Slew Rates

At 5 V/ μ s, the slew rate of the AD8225 is as fast as many op amp circuits. This is an advantage in systems applications using multiple sensors. For example, an analog multiplexer (see Figure 11) may be used to select pairs of leads connected to several sensors. If the AD8225 drives an ADC, the acquisition time is constrained by the ability of the in amp to settle to a stable level after a new set of leads is selected. Fast slew rates contribute greatly to this function, especially if the difference in input levels is large.




Figure 11. Connection to an ADG409 Analog MUX

Figure 12 illustrates the response of an AD8225 connected to an ADG409 analog multiplexer in the circuit shown in Figure 11 at two signal levels. Two of the four MUX inputs are connected to test dc levels. The remaining two are at ground potential so that the output slews as the inputs A0 and A1 are addressed. As can be seen, the output response settles well within 4 μ s of the applied level.




Figure 12. Slew Responses After MUX Selection

Evaluation Board

Figure 13 is a schematic of an evaluation board available for the AD8225. The board is shipped with an AD8225 already installed and tested. The user need only connect power and an input to conduct measurements. The supply may be configured for dual

or single supplies, and the input may be dc- or ac-coupled. A circuit is provided on the board so that the user can zero the output offset. If desired, a reference may be applied from an external voltage source.





Figure 13. Evaluation Board Schematic

OUTLINE DIMENSIONS

8-Lead Standard Small Outline Package (SOIC) (RN-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN