

FEATURES

RF 2 × 2 transceiver with integrated 12-bit DACs and ADCs TX band: 47 MHz to 6.0 GHz RX band: 70 MHz to 6.0 GHz Supports TDD and FDD operation Tunable channel bandwidth: <200 kHz to 56 MHz Dual receivers: 6 differential or 12 single-ended inputs Superior receiver sensitivity with a noise figure of 2 dB at 800 MHz LO RX gain control Real-time monitor and control signals for manual gain Independent automatic gain control Dual transmitters: 4 differential outputs Highly linear broadband transmitter TX EVM: ≤−40 dB TX noise: ≤−157 dBm/Hz noise floor TX monitor: ≥66 dB dynamic range with 1 dB accuracy Integrated fractional-N synthesizers 2.4 Hz maximum local oscillator (LO) step size Multichip synchronization CMOS/LVDS digital interface APPLICATIONS

Point to point communication systems Femtocell/picocell/microcell base stations General-purpose radio systems

GENERAL DESCRIPTION

Th[e AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) is a high performance, highly integrated radio frequency (RF) Agile Transceiver™ designed for use in 3G and 4G base station applications. Its programmability and wideband capability make it ideal for a broad range of transceiver applications. The device combines a RF front end with a flexible mixed-signal baseband section and integrated frequency synthesizers, simplifying design-in by providing a configurable digital interface to a processor. Th[e AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) receiver LO operates from 70 MHz to 6.0 GHz and the transmitter LO operates from 47 MHz to 6.0 GHz range, covering most licensed and unlicensed bands. Channel bandwidths from less than 200 kHz to 56 MHz are supported.

The two independent direct conversion receivers have state-of-theart noise figure and linearity. Each receive (RX) subsystem includes independent automatic gain control (AGC), dc offset correction, quadrature correction, and digital filtering, thereby eliminating the need for these functions in the digital baseband. The [AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) also has flexible manual gain modes that can be externally controlled. Two high dynamic range analog-to-digital converters (ADCs) per channel digitize the received I and Q signals and pass them through configurable decimation filters and 128-tap finite

Rev. F [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD9361.pdf&product=AD9361&rev=F)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

RF Agile Transceiver

Data Sheet **[AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf)**

FUNCTIONAL BLOCK DIAGRAM

impulse response (FIR) filters to produce a 12-bit output signal at the appropriate sample rate.

The transmitters use a direct conversion architecture that achieves high modulation accuracy with ultralow noise. This transmitter design produces a best in class TX error vector magnitude (EVM) of <−40 dB, allowing significant system margin for the external power amplifier (PA) selection. The on-board transmit (TX) power monitor can be used as a power detector, enabling highly accurate TX power measurements.

The fully integrated phase-locked loops (PLLs) provide low power fractional-N frequency synthesis for all receive and transmit channels. Channel isolation, demanded by frequency division duplex (FDD) systems, is integrated into the design. All VCO and loop filter components are integrated.

The core of th[e AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) can be powered directly from a 1.3 V regulator. The IC is controlled via a standard 4-wire serial port and four real-time input/output control pins. Comprehensive power-down modes are included to minimize power consumption during normal use. The [AD9361 i](http://www.analog.com/AD9361?doc=AD9361.pdf)s packaged in a 10 mm \times 10 mm, 144-ball chip scale package ball grid array (CSP_BGA).

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2013–2016 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

11/2014-Rev. D to Rev. E

11/2013-Rev. C to Rev. D

9/2013-Revision C: Initial Version

SPECIFICATIONS

Electrical characteristics at VDD_GPO = 3.3 V, VDD_INTERFACE = 1.8 V, and all other VDDx pins = 1.3 V, TA = 25°C, unless otherwise noted.

Table 1.

¹ When referencing a single function of a multifunction pin in the parameters, only the portion of the pin name that is relevant to the specification is listed. For full pin names of multifunction pins, refer to th[e Pin Configuration and Function Descriptions](#page-15-0) section.

CURRENT CONSUMPTION—VDD_INTERFACE

Table 2. VDD_INTERFACE = 1.2 V

Table 3. VDD_INTERFACE = 1.8 V

Table 4. VDD_INTERFACE = 2.5 V

CURRENT CONSUMPTION—VDDD1P3_DIG AND VDDAx (COMBINATION OF ALL 1.3 V SUPPLIES)

Table 5. 800 MHz, TDD Mode

Table 6. TDD Mode, 2.4 GHz

Table 7. TDD Mode, 5.5 GHz

Table 8. FDD Mode, 800 MHz

Table 9. FDD Mode, 2.4 GHz

Table 10. FDD Mode, 5.5 GHz

ABSOLUTE MAXIMUM RATINGS

Table 11.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

REFLOW PROFILE

The [AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) reflow profile is in accordance with the JEDEC JESD20 criteria for Pb-free devices. The maximum reflow temperature is 260°C.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 12. Thermal Resistance

¹ Per JEDEC JESD51-7, plus JEDEC JESD51-5 2S2P test board.

² Per JEDEC JESD51-2 (still air) or JEDEC JESD51-6 (moving air).

³ Per MIL-STD 883, Method 1012.1.

⁴ Per JEDEC JESD51-8 (still air).

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

10453-002

10453-002

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

ANALOG I/O DIGITAL I/O NO CONNECT DC POWER GROUND

Figure 2. Pin Configuration, Top View

Table 13. Pin Function Descriptions

¹ I is input, O is output, I/O is input/output, or NC is not connected.

TYPICAL PERFORMANCE CHARACTERISTICS

800 MHz FREQUENCY BAND

Figure 4. RSSI Error vs. RX Input Power, LTE 10 MHz Modulation (Referenced to −50 dBm Input Power at 800 MHz)

Figure 5. RSSI Error vs. RX Input Power, Edge Modulation (Referenced to −50 dBm Input Power at 800 MHz)

Figure 6. RX EVM vs. RX Input Power, 64 QAM LTE 10 MHz Mode, 19.2 MHz REF_CLK

Figure 7. RX EVM vs. RX Input Power, GSM Mode, 30.72 MHz REF_CLK (Doubled Internally for RF Synthesizer)

Figure 8. RX EVM vs. Interferer Power Level, LTE 10 MHz Signal of Interest with PIN = −82 dBm, 5 MHz OFDM Blocker at 7.5 MHz Offset

Figure 9. RX EVM vs. Interferer Power Level, LTE 10 MHz Signal of Interest with PIN = −90 dBm, 5 MHz OFDM Blocker at 17.5 MHz Offset

Figure 10. RX Noise Figure vs. Interferer Power Level, Edge Signal of Interest with PIN = −90 dBm, CW Blocker at 3 MHz Offset, Gain Index = 64

Figure 11. RX Gain vs. RX LO Frequency, Gain Index = 76 (Maximum Setting)

Figure 12. Third-Order Input Intercept Point (IIP3) vs. RX Gain Index, f1 = 1.45 MHz, f2 = 2.89 MHz, GSM Mode

Figure 13. Second-Order Input Intercept Point (IIP2) vs. RX Gain Index, f1 = 2.00 MHz, f2 = 2.01 MHz, GSM Mode

Figure 14. RX Local Oscillator (LO) Leakage vs. RX LO Frequency

Figure 15. RX Emission at LNA Input, DC to 12 GHz, f_{LO_RX} = 800 MHz, LTE 10 MHz, $f_{LO_TX} = 860$ *MHz*

Figure 16. TX Output Power vs. TX LO Frequency, Attenuation Setting = 0 dB, Single Tone Output

Figure 17. TX Power Control Linearity Error vs. Attenuation Setting

*Figure 18. TX Spectrum vs. Frequency Offset from Carrier Frequency, f*_{LO_TX} = *800 MHz, LTE 10 MHz Downlink (Digital Attenuation Variations Shown)*

*Figure 19. TX Spectrum vs. Frequency Offset from Carrier Frequency, f*_{LO_TX} = *800 MHz, GSM Downlink (Digital Attenuation Variations Shown), 3 MHz Range*

Figure 20. TX Spectrum vs. Frequency Offset from Carrier Frequency, $f_{LO, TX}$ *= 800 MHz, GSM Downlink (Digital Attenuation Variations Shown), 12 MHz Range*

*Figure 21. TX EVM vs. TX Attenuation Setting, f*_{10_TX} = 800 MHz, *LTE 10 MHz, 64 QAM Modulation, 19.2 MHz REF_CLK*

*Figure 22. TX EVM vs. TX Attenuation Setting, f*_{Lo_TX} = 800 MHz, GSM *Modulation, 30.72 MHz REF_CLK (Doubled Internally for RF Synthesizer)*

Figure 23. Integrated TX LO Phase Noise vs. Frequency, 19.2 MHz REF_CLK

Figure 24. Integrated TX LO Phase Noise vs. Frequency, 30.72 MHz REF_CLK (Doubled Internally for RF Synthesizer)

Figure 26. TX Second-Order Harmonic Distortion (HD2) vs. Frequency

Figure 27. TX Third-Order Harmonic Distortion (HD3) vs. Frequency

Figure 29. TX Signal-to-Noise Ratio (SNR) vs. TX Attenuation Setting, LTE 10 MHz Signal of Interest with Noise Measured at 90 MHz Offset

Figure 30. TX Signal-to-Noise Ratio (SNR) vs. TX Attenuation Setting, GSM Signal of Interest with Noise Measured at 20 MHz Offset

Figure 31. TX Single Sideband (SSB) Rejection vs. Frequency, 1.5375 MHz Offset

2.4 GHz FREQUENCY BAND

Figure 33. RSSI Error vs. RX Input Power, Referenced to −50 dBm Input Power at 2.4 GHz

Figure 34. RX EVM vs. Input Power, 64 QAM LTE 20 MHz Mode, 40 MHz REF_CLK

Figure 35. RX EVM vs. Interferer Power Level, LTE 20 MHz Signal of Interest with PIN = −75 dBm, LTE 20 MHz Blocker at 20 MHz Offset

Figure 36. RX EVM vs. Interferer Power Level, LTE 20 MHz Signal of Interest with PIN = −75 dBm, LTE 20 MHz Blocker at 40 MHz Offset

Figure 37. RX Gain vs. RX LO Frequency, Gain Index = 76 (Maximum Setting)

Figure 38. Third-Order Input Intercept Point (IIP3) vs. RX Gain Index, f1 = 30 MHz, f2 = 61 MHz

Figure 39. Second-Order Input Intercept Point (IIP2) vs. RX Gain Index, f1 = 60 MHz, f2 = 61 MHz

*Figure 41. RX Emission at LNA Input, DC to 12 GHz, f*_{LO_RX} = 2.4 GHz, *LTE 20 MHz, fLO_TX = 2.46 GHz*

Figure 42. TX Output Power vs. TX LO Frequency, Attenuation Setting = 0 dB, Single Tone Output

Figure 43. TX Power Control Linearity Error vs. Attenuation Setting

0 ATT 0dB ATT 3dB ATT6dB TRANSMITTER OUTPUT POWER (dBm/100kHz) **TRANSMITTER OUTPUT POWER (dBm/100kHz) –20 –40 –60 –80 –100** -120 -25 0453-044 10453-044 **–25 –20 –15 –10 –5 0 5 10 15 20 25 FREQUENCY OFFSET (MHz)**

Figure 44. TX Spectrum vs. Frequency Offset from Carrier Frequency, f_{LO_TX} = *2.3 GHz, LTE 20 MHz Downlink (Digital Attenuation Variations Shown)*

Figure 45. TX EVM vs. Transmitter Attenuation Setting, 40 MHz REF_CLK, LTE 20 MHz, 64 QAM Modulation

Figure 46. Integrated TX LO Phase Noise vs. Frequency, 40 MHz REF_CLK

Figure 47. TX Carrier Rejection vs. Frequency

Figure 49. TX Third-Order Harmonic Distortion (HD3) vs. Frequency

Figure 51. TX Signal-to-Noise Ratio (SNR) vs. TX Attenuation Setting, LTE 20 MHz Signal of Interest with Noise Measured at 90 MHz Offset

3.075 MHz Offset

5.5 GHz FREQUENCY BAND

Figure 54. RSSI Error vs. RX Input Power, Referenced to −50 dBm Input Power at 5.8 GHz

Figure 55. RX EVM vs. RX Input Power, 64 QAM WiMAX 40 MHz Mode, 40 MHz REF_CLK (Doubled Internally for RF Synthesizer)

Figure 56. RX EVM vs. Interferer Power Level, WiMAX 40 MHz Signal of Interest with PIN = −74 dBm, WiMAX 40 MHz Blocker at 40 MHz Offset

Figure 57. RX EVM vs. Interferer Power Level, WiMAX 40 MHz Signal of Interest with PIN = −74 dBm, WiMAX 40 MHz Blocker at 80 MHz Offset

Figure 58. RX Gain vs. Frequency, Gain Index = 76 (Maximum Setting)

Figure 60. Second-Order Input Intercept Point (IIP2) vs. RX Gain Index, f1 = 70 MHz, f2 = 71 MHz

Figure 62. RX Emission at LNA Input, DC to 26 GHz, fLO_RX = 5.8 GHz, WiMAX 40 MHz

Figure 63. TX Output Power vs. Frequency, Attenuation Setting = 0 dB, Single Tone

Figure 64. TX Power Control Linearity Error vs. Attenuation Setting

*Figure 65. TX Spectrum vs. Frequency Offset from Carrier Frequency, f*_{LO_TX} = *5.8 GHz, WiMAX 40 MHz Downlink (Digital Attenuation Variations Shown)*

Figure 66. TX EVM vs. TX Attenuation Setting, WiMAX 40 MHz, 64 QAM Modulation, fLO_TX = 5.495 GHz, 40 MHz REF_CLK (Doubled Internally for RF Synthesizer)

Figure 67. Integrated TX LO Phase Noise vs. Frequency, 40 MHz REF_CLK (Doubled Internally for RF Synthesizer)

Figure 69. TX Second-Order Harmonic Distortion (HD2) vs. Frequency

Figure 70. TX Third-Order Harmonic Distortion (HD3) vs. Frequency

Figure 71. TX Third-Order Output Intercept Point (OIP3) vs. TX Attenuation Setting, fLO_TX = 5.8 GHz

Figure 72. TX Signal-to-Noise Ratio (SNR) vs. TX Attenuation Setting, WiMAX 40 MHz Signal of Interest with Noise Measured at 90 MHz Offset, $f_{LO_TX} = 5.745 \text{ GHz}$

Figure 73. TX Single Sideband (SSB) Rejection vs. Frequency, 7 MHz Offset

THEORY OF OPERATION **GENERAL**

The [AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) is a highly integrated radio frequency (RF) transceiver capable of being configured for a wide range of applications. The device integrates all RF, mixed signal, and digital blocks necessary to provide all transceiver functions in a single device. Programmability allows this broadband transceiver to be adapted for use with multiple communication standards, including frequency division duplex (FDD) and time division duplex (TDD) systems. This programmability also allows the device to be interfaced to various baseband processors (BBPs) using a single 12-bit parallel data port, dual 12-bit parallel data ports, or a 12-bit low voltage differential signaling (LVDS) interface.

The [AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) also provides self-calibration and automatic gain control (AGC) systems to maintain a high performance level under varying temperatures and input signal conditions. In addition, the device includes several test modes that allow system designers to insert test tones and create internal loopback modes that can be used by designers to debug their designs during prototyping and optimize their radio configuration for a specific application.

RECEIVER

The receiver section contains all blocks necessary to receive RF signals and convert them to digital data that is usable by a BBP. There are two independently controlled channels that can receive signals from different sources, allowing the device to be used in multiple input, multiple output (MIMO) systems while sharing a common frequency synthesizer.

Each channel has three inputs that can be multiplexed to the signal chain, making the [AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) suitable for use in diversity systems with multiple antenna inputs. The receiver is a direct conversion system that contains a low noise amplifier (LNA), followed by matched in-phase (I) and quadrature (Q) amplifiers, mixers, and band shaping filters that down convert received signals to baseband for digitization. External LNAs can also be interfaced to the device, allowing designers the flexibility to customize the receiver front end for their specific application.

Gain control is achieved by following a preprogrammed gain index map that distributes gain among the blocks for optimal performance at each level. This can be achieved by enabling the internal AGC in either fast or slow mode or by using manual gain control, allowing the BBP to make the gain adjustments as needed. Additionally, each channel contains independent RSSI measurement capability, dc offset tracking, and all circuitry necessary for self-calibration.

The receivers include 12-bit, Σ-Δ ADCs and adjustable sample rates that produce data streams from the received signals. The digitized signals can be conditioned further by a series of decimation filters and a fully programmable 128-tap FIR filter with additional decimation settings. The sample rate of each

digital filter block is adjustable by changing decimation factors to produce the desired output data rate.

TRANSMITTER

The transmitter section consists of two identical and independently controlled channels that provide all digital processing, mixed signal, and RF blocks necessary to implement a direct conversion system while sharing a common frequency synthesizer. The digital data received from the BBP passes through a fully programmable 128-tap FIR filter with interpolation options. The FIR output is sent to a series of interpolation filters that provide additional filtering and data rate interpolation prior to reaching the DAC. Each 12-bit DAC has an adjustable sampling rate. Both the I and Q channels are fed to the RF block for upconversion.

When converted to baseband analog signals, the I and Q signals are filtered to remove sampling artifacts and fed to the upconversion mixers. At this point, the I and Q signals are recombined and modulated on the carrier frequency for transmission to the output stage. The combined signal also passes through analog filters that provide additional band shaping, and then the signal is transmitted to the output amplifier. Each transmit channel provides a wide attenuation adjustment range with fine granularity to help designers optimize signal-to-noise ratio (SNR).

Self-calibration circuitry is built into each transmit channel to provide automatic real-time adjustment. The transmitter block also provides a TX monitor block for each channel. This block monitors the transmitter output and routes it back through an unused receiver channel to the BBP for signal monitoring. The TX monitor blocks are available only in TDD mode operation while the receiver is idle.

CLOCK INPUT OPTIONS

The [AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) operates using a reference clock that can be provided by two different sources. The first option is to use a dedicated crystal with a frequency between 19 MHz and 50 MHz connected between the XTALP and XTALN pins. The second option is to connect an external oscillator or clock distribution device (such as th[e AD9548\)](http://www.analog.com/AD9548?doc=AD9361.pdf) to the XTALN pin (with the XTALP pin remaining unconnected). If an external oscillator is used, the frequency can vary between 10 MHz and 80 MHz. This reference clock is used to supply the synthesizer blocks that generate all data clocks, sample clocks, and local oscillators inside the device.

Errors in the crystal frequency can be removed by using the digitally programmable digitally controlled crystal oscillator (DCXO) function to adjust the on-chip variable capacitor. This capacitor can tune the crystal frequency variance out of the system, resulting in a more accurate reference clock from which all other frequency signals are generated. This function can also be used with on-chip temperature sensing to provide oscillator frequency temperature compensation during normal operation.

SYNTHESIZERS

RF PLLs

The [AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) contains two identical synthesizers to generate the required LO signals for the RF signal paths:—one for the receiver and one for the transmitter. Phase-locked loop (PLL) synthesizers are fractional-N designs incorporating completely integrated voltage controlled oscillators (VCOs) and loop filters. In TDD operation, the synthesizers turn on and off as appropriate for the RX and TX frames. In FDD mode, the TX PLL and the RX PLL can be activated simultaneously. These PLLs require no external components.

BB PLL

The [AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) also contains a baseband PLL synthesizer that is used to generate all baseband related clock signals. These include the ADC and DAC sampling clocks, the DATA_CLK signal (see the [Digital Data Interface](#page-33-1) section), and all data framing signals. This PLL is programmed from 700 MHz to 1400 MHz based on the data rate and sample rate requirements of the system.

DIGITAL DATA INTERFACE

The [AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) data interface uses parallel data ports (P0 and P1) to transfer data between the device and the BBP. The data ports can be configured in either single-ended CMOS format or differential LVDS format. Both formats can be configured in multiple arrangements to match system requirements for data ordering and data port connections. These arrangements include single port data bus, dual port data bus, single data rate, double data rate, and various combinations of data ordering to transmit data from different channels across the bus at appropriate times.

Bus transfers are controlled using simple hardware handshake signaling. The two ports can be operated in either bidirectional (TDD) mode or in full duplex (FDD) mode where half the bits are used for transmitting data and half are used for receiving data. The interface can also be configured to use only one of the data ports for applications that do not require high data rates and prefer to use fewer interface pins.

DATA_CLK Signal

RX data supplies the DATA_CLK signal that the BBP can use when receiving the data. The DATA_CLK can be set to a rate that provides single data rate (SDR) timing where data is sampled on each rising clock edge, or it can be set to provide double data rate (DDR) timing where data is captured on both rising and falling edges. This timing applies to operation using either a single port or both ports.

FB_CLK Signal

For transmit data, the interface uses the FB_CLK signal as the timing reference. FB_CLK allows source synchronous timing with rising edge capture for burst control signals and either rising edge (SDR mode) or both edge capture (DDR mode) for transmit signal bursts. The FB_CLK signal must have the same frequency and duty cycle as DATA_CLK.

RX_FRAME Signal

The device generates an RX_FRAME output signal whenever the receiver outputs valid data. This signal has two modes: level mode (RX_FRAME stays high as long as the data is valid) and pulse mode (RX_FRAME pulses with a 50% duty cycle). Similarly, the BBP must provide a TX_FRAME signal that indicates the beginning of a valid data transmission with a rising edge. Similar to the RX_FRAME, the TX_FRAME signal can remain high throughout the burst or it can be pulsed with a 50% duty cycle.

ENABLE STATE MACHINE

Th[e AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) transceiver includes an enable state machine (ENSM) that allows real-time control over the current state of the device. The device can be placed in several different states during normal operation, including

- Wait—power save, synthesizers disabled
- Sleep-wait with all clocks/BB PLL disabled
- TX—TX signal chain enabled
- RX—RX signal chain enabled
- FDD—TX and RX signal chains enabled
- Alert—synthesizers enabled

The ENSM has two possible control methods: SPI control and pin control.

SPI Control Mode

In SPI control mode, the ENSM is controlled asynchronously by writing SPI registers to advance the current state to the next state. SPI control is considered asynchronous to the DATA_CLK because the SPI_CLK can be derived from a different clock reference and can still function properly. The SPI control ENSM method is recommended when real-time control of the synthesizers is not necessary. SPI control can be used for realtime control as long as the BBIC has the ability to perform timed SPI writes accurately.

Pin Control Mode

In pin control mode, the enable function of the ENABLE pin and the TXNRX pin allow real-time control of the current state. The ENSM allows TDD or FDD operation depending on the configuration of the corresponding SPI register. The ENABLE and TXNRX pin control method is recommended if the BBIC has extra control outputs that can be controlled in real time, allowing a simple 2-wire interface to control the state of the device. To advance the current state of the ENSM to the next state, the enable function of the ENABLE pin can be driven by either a pulse (edge detected internally) or a level.

When a pulse is used, it must have a minimum pulse width of one FB_CLK cycle. In level mode, the ENABLE and TXNRX pins are also edge detected by th[e AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) and must meet the same minimum pulse width requirement of one FB_CLK cycle.

In FDD mode, the ENABLE and TXNRX pins can be remapped to serve as real-time RX and TX data transfer control signals. In this mode, the ENABLE pin enables or disables the receive signal path, and the TXNRX pin enables or disables the transmit signal path. In this mode, the ENSM is removed from the system for control of all data flow by these pins.

SPI INTERFACE

The [AD9361 u](http://www.analog.com/AD9361?doc=AD9361.pdf)ses a serial peripheral interface (SPI) to communicate with the BBP. This interface can be configured as a 4-wire interface with dedicated receive and transmit ports, or it can be configured as a 3-wire interface with a bidirectional data communication port. This bus allows the BBP to set all device control parameters using a simple address data serial bus protocol.

Write commands follow a 24-bit format. The first six bits are used to set the bus direction and number of bytes to transfer. The next 10 bits set the address where data is to be written. The final eight bits are the data to be transferred to the specified register address (MSB to LSB). The [AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) also supports an LSB-first format that allows the commands to be written in LSB to MSB format. In this mode, the register addresses are incremented for multibyte writes.

Read commands follow a similar format with the exception that the first 16 bits are transferred on the SPI_DI pin and the final eight bits are read from th[e AD9361,](http://www.analog.com/AD9361?doc=AD9361.pdf) either on the SPI_DO pin in 4-wire mode or on the SPI_DI pin in 3-wire mode.

CONTROL PINS

Control Outputs (CTRL_OUT[7:0])

Th[e AD9361 p](http://www.analog.com/AD9361?doc=AD9361.pdf)rovides eight simultaneous real-time output signals for use as interrupts to the BBP. These outputs can be configured to output a number of internal settings and measurements that the BBP can use when monitoring transceiver performance in different situations. The control output pointer register selects what information is output to these pins, and the control output enable register determines which signals are activated for monitoring by the BBP. Signals used for manual gain mode, calibration flags, state machine states, and the ADC output are among the outputs that can be monitored on these pins.

Control Inputs (CTRL_IN[3:0])

The [AD9361 p](http://www.analog.com/AD9361?doc=AD9361.pdf)rovides four edge detected control input pins. In manual gain mode, the BBP can use these pins to change the gain table index in real time. In transmit mode, the BBP can use two of the pins to change the transmit gain in real time.

GPO PINS (GPO_3 TO GPO_0)

The [AD9361 p](http://www.analog.com/AD9361?doc=AD9361.pdf)rovides four, 3.3 V capable general-purpose logic output pins: GPO_3, GPO_2, GPO_1, and GPO_0. These pins can be used to control other peripheral devices such as regulators and switches via the [AD9361 S](http://www.analog.com/AD9361?doc=AD9361.pdf)PI bus, or they can function as slaves for the internal [AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) state machine.

AUXILIARY CONVERTERS AUXADC

The [AD9361 c](http://www.analog.com/AD9361?doc=AD9361.pdf)ontains an auxiliary ADC that can be used to monitor system functions such as temperature or power output. The converter is 12 bits wide and has an input range of 0 V to 1.25 V. When enabled, the ADC is free running. SPI reads provide the last value latched at the ADC output. A multiplexer in front of the ADC allows the user to select between the AUXADC input pin and a built-in temperature sensor.

AUXDAC1 and AUXDAC2

The [AD9361 c](http://www.analog.com/AD9361?doc=AD9361.pdf)ontains two identical auxiliary DACs that can provide power amplifier (PA) bias or other system functionality. The auxiliary DACs are 10 bits wide, have an output voltage range of 0.5 V to VDD_GPO $-$ 0.3 V, a current drive of 10 mA, and can be directly controlled by the internal enable state machine.

POWERING TH[E AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf)

The [AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf) must be powered by the following three supplies: the analog supply (VDDD1P3_DIG/VDDAx = 1.3 V), the interface supply (VDD_INTERFACE = 1.8 V), and the GPO supply (VDD_GPO = 3.3 V).

For applications requiring optimal noise performance, it is recommended that the 1.3 V analog supply be split and sourced from low noise, low dropout (LDO) regulators. [Figure 74 s](#page-34-5)hows the recommended method.

For applications where board space is at a premium, and optimal noise performance is not an absolute requirement, the 1.3 V analog rail can be provided directly from a switcher, and a more integrated power management unit (PMU) approach can

be adopted. [Figure 75](#page-34-6) shows this approach.

Figure 75. Space-Optimized Power Solution for th[e AD9361](http://www.analog.com/AD9361?doc=AD9361.pdf)