

# Oscillator Frequency Upconverter

# Data Sheet **[AD9552](www.analog.com/AD9552)**

## <span id="page-0-0"></span> **FEATURES**

**Converts a low frequency input reference signal to a high frequency output signal Input frequencies from 6.6 MHz to 112.5 MHz Output frequencies up to 900 MHz Preset pin programmable frequency translation ratios Arbitrary frequency translation ratios via SPI port On-chip VCO Accepts a crystal resonator and/or an external oscillator as a reference frequency source Secondary output (either integer-related to the primary output or a copy of the reference input) RMS jitter: <0.5 ps SPI-compatible, 3-wire programming interface Single supply (3.3 V) Very low power: <400 mW (under most conditions) Small package size (5 mm × 5 mm)** 

### <span id="page-0-1"></span>**APPLICATIONS**

**Cost effective replacement of high frequency VCXO, OCXO, and SAW resonators** 

**Extremely flexible frequency translation with low jitter for SONET/SDH (including FEC), 10 Gb Ethernet, Fibre Channel, and DRFI/DOCSIS High-definition video frequency translation** 

**Wireless infrastructure** 

<span id="page-0-3"></span>**Test and measurement (including handheld devices)** 

## <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The AD9552 is a fractional-N phase locked loop (PLL) based clock generator designed specifically to replace high frequency crystal oscillators and resonators. The device employs a sigmadelta ( $\Sigma$ - $\Delta$ ) modulator (SDM) to accommodate fractional frequency synthesis. The user supplies an input reference signal by connecting a single-ended clock signal directly to the REF pin or by connecting a crystal resonator across the XTAL pins.

The AD9552 is pin programmable, providing one of 64 standard output frequencies based on one of eight common input frequencies. The device also has a 3-wire SPI interface, enabling the user to program custom input-to-output frequency ratios.

The AD9552 relies on an external capacitor to complete the loop filter of the PLL. The output is compatible with LVPECL, LVDS, or single-ended CMOS logic levels, although the AD9552 is implemented in a strictly CMOS process.

The AD9552 is specified to operate over the extended industrial temperature range of −40°C to +85°C.



## **BASIC BLOCK DIAGRAM**

**Rev. E [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD9552.pdf&product=AD9552&rev=E)  Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

# TABLE OF CONTENTS



# <span id="page-1-0"></span>**REVISION HISTORY**

#### **11/12—Rev. D to Rev. E**



#### **7/11—Rev. C to Rev. D**



### **7/10—Rev. B to Rev. C**







### **4/10—Rev. A to Rev. B**



#### **9/09—Rev. 0 to Rev. A**



#### **7/09—Revision 0: Initial Version**

# <span id="page-2-0"></span>**SPECIFICATIONS**

Minimum (min) and maximum (max) values apply for the full range of supply voltage and operating temperature variations. Typical (typ) values apply for VDD = 3.3 V;  $T_A = 25^{\circ}$ C, unless otherwise noted.

<span id="page-2-1"></span>

<span id="page-3-2"></span>

<sup>1</sup> The A[2:0], Y[5:0], and OUTSEL pins have 100 kΩ internal pull-up resistors.

<sup>2</sup> The RESET pin has a 100 kΩ internal pull-up resistor, so the default state of the device is reset.

 $3$  N is the integer part of the feedback divider.

<sup>4</sup> Sigma-delta modulator.

 $5$  The minimum allowable feedback divider value with the SDM disabled.

 $6$  The minimum allowable feedback divider value with the SDM enabled.

<span id="page-3-0"></span> $7$  The frequency at the input to the phase-frequency detector.

### **CRYSTAL INPUT CHARACTERISTICS**

#### **Table 2.**



### <span id="page-3-1"></span>**OUTPUT CHARACTERISTICS**

#### **Table 3.**



# <span id="page-4-1"></span>Data Sheet **AD9552**



<span id="page-4-0"></span><sup>1</sup> The listed values are for the slower edge (rise or fall).

## **JITTER CHARACTERISTICS**

**Table 4.**



# <span id="page-5-0"></span>**SERIAL CONTROL PORT**

### **Table 5.**



## <span id="page-5-1"></span>**SERIAL CONTROL PORT TIMING**

**Table 6.** 



# <span id="page-6-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 7.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### <span id="page-6-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-7-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



#### **Table 8. Pin Function Descriptions**



 $1 =$  input, I/O = input/output, O = output, P = power, P/O = power/output.

 $^{\rm 2}$  When no crystal is in use, leave these pins floating. The terminations are handled by internal circuitry.

# <span id="page-8-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



*Figure 3. Phase Noise, Fractional-N, Pin Programmed*  $(f_{xTAL} = 19.44 \text{ MHz}, f_{OUT1} = 625 \text{ MHz})$ 



*Figure 4. Phase Noise, Fractional-N, Pin Programmed*  $(f_{REF} = 19.44 \text{ MHz}, f_{OUT1} = 625 \text{ MHz})$ 



*Figure 5. Jitter Transfer and Jitter Peaking*



*Figure 6. Phase Noise, Integer, SDM Off*  $(f_{xTAL} = 19.44 \text{ MHz}, f_{OUT1} = 622.08 \text{ MHz})$ 



 $(f_{REF} = 19.44 \text{ MHz}, f_{OUT1} = 622.08 \text{ MHz})$ 



*LVPECL and LVDS (15 pF Load)*



# Data Sheet **AD9552**





*Figure 16. Typical Output Waveform, CMOS (250 MHz, 15 pF Load)*

# <span id="page-11-0"></span>INPUT/OUTPUT TERMINATION RECOMMENDATIONS



*Figure 17. AC-Coupled LVDS or LVPECL Output Driver*



*Figure 18. DC-Coupled LVDS or LVPECL Output Driver*

# <span id="page-12-0"></span>THEORY OF OPERATION





## <span id="page-12-2"></span><span id="page-12-1"></span>**PRESET FREQUENCY RATIOS**

The frequency selection pins  $(A[2:0]$  and  $Y[5:0]$ ) allow the user to hardwire the device for preset input and output divider values based on the pin logic states (se[e Figure 19\)](#page-12-2). The pins decode ground or open connections as Logic 0 or Logic 1, respectively. Use the serial I/O port to change the divider values from the preset values provided by the A[2:0] and Y[5:0] pins.

The A[2:0] pins select one of eight input reference frequencies (see Table 9). The user supplies the input reference frequency by connecting a single-ended clock signal to the REF pin or a crystal resonator across the XTAL pins. If the A[2:0] pins select 10 MHz, 12 MHz, 12.8 MHz, or 16 MHz, the input frequency to the AD9552 doubles internally. Alternatively, if Register 0x1D[2] is set to 1, the input frequency doubles.

<span id="page-12-3"></span>



The Y[5:0] pins select the appropriate feedback and output dividers to synthesize the output frequencies (see [Table 10\)](#page-13-0). The output frequencies provided i[n Table 10](#page-13-0) are exact; that is, the number of decimal places displayed is sufficient to maintain full precision. Where a decimal representation is not practical, a fractional multiplier is used.

The VCO and output frequency shift in frequency by a ratio of the reference frequency used vs. the frequency specified in [Table 9.](#page-12-3) Note that the VCO frequency must stay within the minimum and maximum range specified i[n Table 1.](#page-2-1) Typically, the selection of the VCO frequency band, as well as the gain adjustment, by the external pin strap occurs as part of the device's automatic VCO calibration process, which initiates at power up (or reset). If the user changes the VCO frequency band via the SPI interface, however, a forced VCO calibration should be initiated by first enabling SPI control of the VCO calibration (Register  $0x0E[2] = 1$ ) and then writing a 1 to the calibrate VCO bit (Register 0x0E[7]).

<span id="page-13-0"></span>**Table 10. Output Frequency Selection Pins**

$\cdots$ <b>Y5</b>	$\mathbf{v}$ Υ4	Y3	ut 11 equency ocidental mo <b>Y2</b>	<b>Y1</b>	Y <sub>0</sub>	<b>VCO Frequency (MHz)</b>	<b>Output (MHz)</b>
0	0	0	0	$\pmb{0}$	$\pmb{0}$	3732.48	51.84
0	0	0	0	0	$\mathbf{1}$	3888	54
0	0	0	0	1	$\pmb{0}$	3840	60
0	0	0	$\pmb{0}$	$\mathbf{1}$	$\mathbf{1}$	3932.16	61.44
0	0	0	$\mathbf{1}$	$\mathbf 0$	$\pmb{0}$	3750	62.5
0	0	0	$\mathbf{1}$	$\pmb{0}$	$\mathbf{1}$	3733.296	66.666
0	0	0	$\mathbf{1}$	$\mathbf{1}$	$\mathbf 0$	3560.439	74.17582
0	0	0	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	3564	74.25
0	0	1	0	$\pmb{0}$	$\pmb{0}$	3732.48	77.76
0	0	1	0	$\pmb{0}$	$\mathbf{1}$	3932.16	98.304
0	0	$\mathbf{1}$	0	1	0	4000	100
0	0	1	0	1	$\mathbf{1}$	3825	106.25
0	0	$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	$\pmb{0}$	3840	120
0	0	$\mathbf{1}$	$\mathbf{1}$	0	$\mathbf{1}$	4000	125
0	0	$\mathbf{1}$	$\mathbf{1}$	1	0	3724	133
0	0	$\mathbf{1}$	$\mathbf{1}$	1	$\mathbf{1}$	3732.48	155.52
0	$\mathbf{1}$	$\pmb{0}$	0	$\pmb{0}$	$\pmb{0}$	3750	156.25
0	$\mathbf{1}$	$\mathbf 0$	0	$\pmb{0}$	$\mathbf{1}$	3825	159.375
0	$\mathbf{1}$	0	0	1	0	3867.188	161.1328125
0	$\mathbf{1}$	$\pmb{0}$	$\pmb{0}$	$\mathbf{1}$	$\mathbf{1}$	3944.531	10518.75/64
0	1	0	$\mathbf{1}$	$\mathbf 0$	$\pmb{0}$	3999.086	$155.52 \times (15/14)$
0	1	0	$\mathbf{1}$	$\pmb{0}$	$\mathbf{1}$	4015.959	$155.52 \times (255/237)$
0	$\mathbf{1}$	0	1	1	$\mathbf 0$	4023.878	167.6616
0	$\mathbf{1}$	$\pmb{0}$	$\mathbf{1}$	1	$\mathbf{1}$	3554.742	177.7371
0	$\mathbf{1}$	1	0	$\pmb{0}$	$\pmb{0}$	3932.16	245.76
0	$\mathbf{1}$	$\mathbf{1}$	0	$\pmb{0}$	$\mathbf{1}$	4000	250
0	$\mathbf{1}$	$\mathbf{1}$	0	1	0	3732.48	311.04
0	$\mathbf{1}$	$\mathbf{1}$	0	1	$\mathbf{1}$	3840	320
0	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf 0$	$\pmb{0}$	4000	400
0	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	0	$\mathbf{1}$	3471.4	433.925
0	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	1	$\pmb{0}$	3718.75	531.25
0	1	$\mathbf{1}$	$\mathbf{1}$	1	$\mathbf{1}$	3763.2	537.6
1	0	$\pmb{0}$	0	$\pmb{0}$	$\pmb{0}$	3984.375	569.1964
	0	0	0	$\pmb{0}$	$\mathbf{1}$	3732.48	622.08
	0	0	$\pmb{0}$	1	$\pmb{0}$	3748.229	624.7048
	0	0	0	1	$\mathbf{1}$	3750	625
	0	0	$\mathbf{1}$	$\pmb{0}$	$\pmb{0}$	3763.978	$622.08 \times (239/237)$
	0	0		0	$\mathbf{1}$	3779.927	629.9878
	0	0	1	1	0	3840	640
	0	0	1	$\mathbf{1}$	$\mathbf{1}$	3849.12	641.52
	0	1	0	0	0	3867.188	$625 \times (66/64)$
	0	1	0	0	$\mathbf{1}$	3944.531	657.421875
	0	1	0	1	0	3961.105	$657.421875 \times (239/238)$
	0	1	0	$\mathbf{1}$	$\mathbf{1}$	3999.086	$622.08 \times (15/14)$
	0	1	$\mathbf{1}$	$\pmb{0}$	$\mathbf 0$	4014.769	669.1281
	0	1	1	0	$\mathbf{1}$	4015.959	$622.08 \times (255/237)$
	0	1	1	1	0	4017.857	$625 \times (15/14)$
	0	1	1	$\mathbf{1}$	$\mathbf{1}$	4025.032	670.8386
	1	0	0	$\mathbf 0$	0	4032.976	$622.08 \times (255/236)$
	$\mathbf{1}$	0	0	0	$\mathbf{1}$	3452.846	$625 \times (66/64) \times (15/14)$
	1	0	0	1	0	3467.415	$625 \times (255/237) \times (66/64)$
	1	0	0	$\mathbf{1}$	$\mathbf{1}$	3468.75	693.75
	1	0	1	$\pmb{0}$	0	3481.996	$622.08 \times (253/226)$
	1	0	1	0	$\mathbf{1}$	3521.903	$657.421875 \times (255/238)$

Data Sheet **AD9552** 



### <span id="page-14-0"></span>**COMPONENT BLOCKS**

#### *Input Reference*

The AD9552 offers the following input reference options:

- Crystal resonator connected directly across the XTAL pins
- CMOS-compatible, single-ended clock source connected directly to the REF pin

In the case of a crystal resonator, the AD9552 expects a crystal with a specified load capacitance of 15 pF (default). The AD9552 provides the load capacitance internally. The internal load capacitance consists of a fixed component of 13 pF and a variable (programmable) component of 0 pF to 15.75 pF.

After applying power to the AD9552 (or after a device reset), the programmable component assumes a value of 2 pF. This establishes the default load capacitance of 15 pF.

To accommodate crystals with a specified load capacitance other than 15 pF (8 pF to 23.75 pF), the user can adjust the programmable capacitance in 0.25 pF increments via Register 0x1B[5:0]. Note that when the user sets Register 0x1B[7] to 0 (enabling SPI control of the XTAL tuning capacitors), the variable capacitance changes from 2 pF (its power-up value) to 15.75 pF due to the default value of Register 0x1B[5:0]. This causes the crystal load capacitance to be 23.75 pF until the user overwrites the default contents of Register 0x1B[5:0].

A noncomprehensive, alphabetical list of crystal manufacturers includes the following:

- AVX/Kyocera
- ECS
- Epson Toyocom
- Fox Electronics
- NDK
- Siward

The AD9552 evaluation board functions with the NDK NX3225SA crystal or with the Siward 571200-A258-001 crystal. Although these crystals meet the load capacitance and motional resistance requirements of the AD9552 according to their data sheets, Analog Devices, Inc., does not guarantee their operation with the AD9552, nor does Analog Devices endorse one supplier of crystals over another.

#### *Reference Monitor*

The REF input includes a monitor circuit that detects signal presence at the REF input. If the device detects a clock signal on the REF pin, it automatically selects the REF input as the input reference source and shuts down the crystal oscillator. This automatic preference for a REF input signal is the default mode of operation. However, the user can override the default setting via Register 0x1D[0]. Setting this bit forces the device to override the signal detector associated with the REF input and activates the crystal oscillator (whether or not a REF input signal is present).

#### *2× Frequency Multiplier*

The  $2\times$  frequency multiplier provides the option to double the frequency delivered by either the REF or XTAL input. This allows the user to take advantage of a higher frequency delivered to the PLL, which allows for greater separation between the frequency generated by the PLL and the associated reference spur. However, increased reference spur separation comes at the expense of the harmonic spurs introduced by the frequency multiplier. As such, beneficial use of the frequency multiplier is application specific.

#### *PLL*

The PLL consists of a phase/frequency detector (PFD), a partially integrated analog loop filter (se[e Figure 20\)](#page-14-1), an integrated voltage-controlled oscillator (VCO), and a feedback divider with an optional third-order SDM that allows for fractional divide ratios. The PLL produces a nominal 3.7 GHz signal that is phase-locked to the input reference signal.

The loop bandwidth of the PLL is nominally 50 kHz. The PFD of the PLL drives a charge pump that automatically changes current proportionately to the feedback divider value. This increase or decrease in current maintains a constant loop bandwidth with changes in the input reference or the output frequency.

<span id="page-14-1"></span>

*Figure 20. Internal Loop Filter*

The gain of the PLL is proportional to the current delivered by the charge pump. The user can override the default charge pump current setting, and, thereby, the PLL gain, by using Register 0x0A[7:0].

The PLL has a VCO with 128 frequency bands spanning a range of 3350 MHz to 4050 MHz (3700 MHz nominal). However, the actual operating frequency within a particular band depends on the control voltage that appears on the loop filter capacitor. The control voltage causes the VCO output frequency to vary linearly within the selected band. This frequency variability allows the control loop of the PLL to synchronize the VCO output signal with the reference signal applied to the PFD. Typically, selection of the VCO frequency band (as well as gain adjustment) occurs automatically as part of the device's automatic VCO calibration process, which initiates at power up (or reset). Alternatively, the user can force VCO calibration by first enabling SPI control of VCO calibration (Register  $0x0E[2] = 1$ ) and then writing a 1 to the calibrate VCO bit (Register 0x0E[7]). To facilitate system debugging, the user can override the VCO band setting by first enabling SPI control of VCO band (Register  $0x0E[0] = 1$ ) and then writing the desired value to Register 0x10[7:1].

The PLL has a feedback divider coupled with a third-order SDM that enables the PLL to provide integer-plus-fractional frequency upconversion. The integer factor, N, is variable via an 8-bit programming register. The range of N is from  $\rm N_{\rm MIN}$  to 255, where  $N_{MIN}$  is 36 or 47 depending on whether the SDM is disabled or enabled, respectively. The SDM in the feedback path allows for a fractional divide value that takes the form of  $N +$ F/M, where N is the integer part (eight bits), M is the modulus (20 bits), and F is the fractional part (20 bits), with all three parameters being positive integers.

The feedback SDM gives the AD9552 the ability to support a wide range of output frequencies with exact frequency ratios relative to the input reference.

### *PLL Locked Indicator*

The PLL provides a status indicator that appears at an external pin (LOCKED). The indicator shows when the PLL has acquired a locked condition.

### *Output Dividers*

Two integer dividers exist in the output chain. The first divider  $(P_0)$ yields an integer submultiple of the VCO frequency. The second divider  $(P_1)$  establishes the frequency at OUT1 as an integer submultiple of the output frequency of the  $P_0$  divider.

### *Input-to-OUT2 Option*

By default, OUT2 delivers an output frequency that is the same frequency as OUT1. However, the user has the option of making OUT2 a replica of the input frequency (REF or XTAL) by programming Register 33[3] = 1.

### *Output Drivers*

The user has control over the following output driver parameters via the programming registers:

- Logic family and pin functionality
- Polarity (for CMOS family only)
- Drive current
- Power-down

The logic families are LVDS, LVPECL, and CMOS. Selection of the logic family is via the mode control bits in the OUT1 driver control register (Register 0x32[5:3]) and the OUT2 driver control register (Register 0x34[5:3]), as detailed in Table 11. Regardless of the selected logic family, each output driver uses two pins: OUT1 and OUT1 are used by one driver, and OUT2 and OUT2 are used by the other. This enables support of the differential signals associated with the LVDS and LVPECL logic families. CMOS, on the other hand, is a single-ended signal requiring only one output pin, but both output pins are available for optional provision of a dual, single-ended CMOS output clock. Refer to the first entry (CMOS (both pins)) in Table 11.





If the mode bits indicate the CMOS logic family, the user has control of the logic polarity associated with each CMOS output pin via the OUT1 and OUT2 driver control registers.

If the mode bits indicate the CMOS or LVDS logic family, the user can select whether the output driver uses weak or strong drive capability via the OUT1 and OUT2 driver control registers. In the case of the CMOS family, the strong setting allows for driving increased capacitive loads. In the case of the LVDS family, the nominal weak and strong drive currents are 3.5 mA and 7 mA, respectively.

The OUT1 and OUT2 driver control registers also have a powerdown bit to enable/disable the output drivers. The power-down function is independent of the logic family selection.

Note that, unless the user programs the device to allow SPI port control of the output drivers, the drivers default to LVPECL or LVDS, depending on the logic level on the OUTSEL pin (Pin 15). For OUTSEL = 0, both outputs are LVDS. For OUTSEL = 1, both outputs are LVPECL. In the pin-selected LVDS mode, the user can still control the drive strength, using the SPI port.

## <span id="page-16-0"></span>**PART INITIALIZATION AND AUTOMATIC POWER-ON RESET**

The AD9552 has an internal power-on reset circuit. At power-up, internal logic relies on the internal reference monitor to select either the crystal oscillator or the reference input and then initiates VCO calibration using whichever is found. If both are present, the external reference path is chosen.

VCO calibration is required in order for the device to lock. If the input reference signal is not present, VCO calibration waits until a valid input reference is present. As soon as an input reference signal is present, VCO calibration starts. The user should wait at least 3 ms for the VCO calibration routine to finish before programming the VCO control register (Register 0x0E) via serial communication.

If the user wishes to use the crystal oscillator input even if the reference input is present, the user needs to set Bit 0 (use crystal resonator) in Register 0x1D.

Any change to the preset frequency selection pins or the PLL divide ratios requires the user to recalibrate the VCO.

### <span id="page-16-1"></span>**OUTPUT/INPUT FREQUENCY RELATIONSHIP**

The frequency at OUT1 and OUT2 is a function of the PLL feedback divider values (N, FRAC, and MOD) and the output divider values ( $P_0$  and  $P_1$ ). The equations that define the frequency at OUT1 and OUT2 ( $f_{\text{OUT1}}$  and  $f_{\text{OUT2}}$ , respectively) are as follows.

$$
f_{OUT1} = f_{REF} \left( K \times \frac{N + \frac{FRAC}{MOD}}{P_0 P_1} \right)
$$

$$
f_{\text{OUT2}} = f_{\text{OUT1}}
$$

where:

 $f_{\text{REF}}$  is the input reference or crystal resonator frequency.

*K* is the input mode scale factor.

*N* is the integer feedback divider value.

*FRAC* and *MOD* are the fractional feedback divider values.  $P_0$  and  $P_1$  are the OUT1 divider values.

The numerator of the  $f_{\text{OUT1}}$  equation contains the feedback division factor, which has an integer part (N) due to an integer divider along with an optional fractional part (FRAC/MOD) associated with the feedback SDM.

The following constraints apply:

$$
N_{MIN} \in \{36, 47\}
$$
  
\n
$$
N \in \{N_{MIN}, N_{MIN} + 1, \cdots, 255\}
$$
  
\n
$$
FRAC \in \{0, 1, \cdots, 1, 048, 575\}
$$
  
\n
$$
MOD \in \{1, 2, \cdots, 1, 048, 575\}
$$
  
\n
$$
K \in \{1, 2\}
$$
  
\n
$$
P_0 \in \{4, 5, \cdots, 11\}
$$
  
\n
$$
P_1 \in \{1, 2, \cdots, 63\}
$$

Note that  $N_{MIN}$  and K can each be one of two values. The value of  $N_{MIN}$  depends on the state of the SDM.  $N_{MIN} = 36$  when the SDM is disabled or  $N_{MIN} = 47$  when it is enabled. The value of K depends on the 2 $\times$  frequency multiplier. K = 1 when the 2 $\times$ frequency multiplier is bypassed, or  $K = 2$  when it is enabled.

The frequency at the input to the PFD  $(f_{\text{PPD}})$  is calculated as follows:

 $f_{\text{PFD}} = K \times f_{\text{REF}}$ 

The operating range of the VCO (3.35 GHz  $\leq f_{\text{VCO}} \leq 4.05 \text{ GHz}$ ) places the following constraint on  $f_{\text{PP}}$ :

$$
\left(\frac{3350}{N+\frac{FRAC}{MOD}}\right) \text{MHz} \le f_{PFD} \le \left(\frac{4050}{N+\frac{FRAC}{MOD}}\right) \text{MHz}
$$

# <span id="page-16-2"></span>**CALCULATING DIVIDER VALUES**

This section provides a three-step procedure for calculating the divider values when given a specific  $f_{\text{OUT1}}/f_{\text{REF}}$  ratio ( $f_{\text{REF}}$  is the frequency of either the REF input signal source or the external crystal resonator). The computation process is described in general terms, but a specific example is provided for clarity. The example is based on a frequency control pin setting of  $A[2:0] = 111$  (see Table 9) and Y[5:0] = 101000 (see [Table 10\)](#page-13-0), yielding the following:

$$
f_{REF} = 26 \text{ MHz}
$$

$$
f_{OUTI} = 625 \times (66/64) \text{ MHz}
$$

1. Determine the output divide factor (ODF).

Note that the VCO frequency  $(f_{VCO})$  spans 3350 MHz to 4050 MHz. The ratio,  $f_{\text{VCO}}/f_{\text{OUT1}}$ , indicates the required ODF. Given the specified value of  $f_{\text{OUT1}}$  (~644.53 MHz) and the range of  $f_{VCO}$ , the ODF spans a range of 5.2 to 6.3. The ODF must be an integer, which means that  $ODF = 6$  (because 6 is the only integer between 5.2 and 6.3).

Determine suitable values for  $P_0$  and  $P_1$ .

The ODF is the product of the two output dividers, so ODF =  $P_0P_1$ . It has already been determined that ODF = 6 for the given example. Therefore,  $P_0P_1 = 6$  with the constraints that P<sub>0</sub> and P<sub>1</sub> are both integers and that  $4 \le P_0 \le 11$  (see the [Output/Input Frequency Relationship](#page-16-1) section). These constraints lead to the single solution:  $P_0 = 6$  and  $P_1 = 1$ .

Although this particular example yields a single solution for the output divider values with  $f_{\text{OUT1}} \approx 644.53 \text{ MHz}$ , some  $f_{\text{OUT1}}$  frequencies result in multiple ODFs rather than just one. For example, if  $f_{\text{OUT1}} = 100 \text{ MHz}$  the ODF ranges from 34 to 40. This leads to an assortment of possible values for P0 and P1, as shown in Table 12.

$-1$						
$P_0$	$P_{1}$	ODF $(P_0 \times P_1)$				
4	9	36				
4	10	40				
5	7	35				
5	8	40				
6	6	36				
7	5	35				
8	5	40				
9	4	36				
10	4	40				

**Table 12. Combinations for P<sub>2</sub> and P** 

The  $P_0$  and  $P_1$  combinations listed in Table 12 are all equally valid. However, note that they yield only three valid ODF values (35, 36, and 40) from the original range of 34 to 40.

3. Determine the feedback divider values for the PLL.

Repeat this step for each ODF when multiple ODFs exist (for example, 35, 36, and 40 in the case of Table 12).

To calculate the feedback divider values for a given ODF, use the following equation:

$$
\left(\frac{f_{\text{OUT1}}}{f_{\text{REF}}}\right) \times ODF = \frac{X}{Y}
$$

Note that the left side of the equation contains variables with known quantities. Furthermore, the values are necessarily rational, so the left side is expressible as a ratio of two integers, X and Y. Following is an example equation.

$$
\left(\frac{625\left[\frac{66}{64}\right]}{26}\right) \times 6 = \frac{625(66)(6)}{26(64)} = \frac{247,500}{1664} = \frac{X}{Y}
$$

In the context of the AD9552, X/Y is always an improper fraction. Therefore, it is expressible as the sum of an integer, N, and the proper fraction, R/Y (R and Y are integers).

$$
\frac{X}{Y} = N + \frac{R}{Y}
$$

$$
\frac{247,500}{1664} = N + \frac{R}{Y}
$$

This particular example yields  $N = 148$ ,  $Y = 1664$ , and  $R = 1228$ . To arrive at this result, use long division to convert the improper fraction, X/Y, to an integer (N) and a proper fraction (R/Y). Note that dividing Y into X by means of long division yields an integer, N, and a remainder, R. The proper fraction has a numerator (R, the remainder) and a denominator (Y, the divisor), as shown in [Figure 21.](#page-17-1)

$$
Y\frac{N}{X} \longrightarrow \frac{X}{Y} = N + \frac{R}{Y}
$$

<span id="page-17-1"></span>*Figure 21. Example Long Division*

It is imperative that long division be used to obtain the correct results. Avoid the use of a calculator or math program, because these do not always yield correct results due to internal rounding and/or truncation. Some calculators or math programs may be up to the task if they can handle very large integer operations, but such are not common.

In the example,  $N = 148$  and  $R/Y = 1228/1664$ , which reduces to  $R/Y = 307/416$ . These values of N, R, and Y constitute the following respective feedback divider values:  $N = 148$ , FRAC = 307, and MOD = 416.

The only caveat is that N and MOD must meet the constraints given in the [Output/Input Frequency Relationship](#page-16-1) section.

In the example, FRAC is nonzero, so the division value is an integer plus the fractional component, FRAC/MOD. This implies that the feedback SDM is necessary as part of the feedback divider. If FRAC = 0, the feedback division factor is an integer and the SDM is not required (it can be bypassed).

Although the feedback divider values obtained in this way provide the proper feedback divide ratio to synthesize the exact output frequency, they may not yield optimal jitter performance at the final output. One reason for this is that the value of MOD defines the period of the SDM, which has a direct impact on the spurious output of the SDM. Specifically, in the spectral band from dc to  $f_{\text{PFD}}$ , the SDM exhibits spurs at intervals of  $f_{\text{PFD}}/$ MOD. Thus, the spectral separation ( $\Delta f$ ) of the spurs associated with the feedback SDM is

$$
\Delta f = \frac{f_{\rm PFD}}{MOD}
$$

Because the SDM is in the feedback path of the PLL, these spurs appear in the output signal as spurious components offset by Δf from  $f_{\text{OUT1}}$ . Therefore, a small MOD value pro-duces relatively large spurs with relatively large frequency offsets from  $f_{\text{OUT1}}$ , whereas a large MOD value produces smaller spurs but more closely spaced to  $f_{\text{OUT1}}$ . Clearly, the value of MOD has a direct impact on the spurious content (that is, jitter) at OUT1.

Generally, the largest possible MOD value yields the smallest spurs. Thus, it is desirable to scale MOD and FRAC by the integer part of 220 divided by the value of MOD obtained previously. In the example, the value of MOD is 416, yield-ing a scale factor of 2520 (the integer part of 220/416). A scale factor of 2520 leads to FRAC  $= 307 \times 2520 = 773,640$  and MOD =  $416 \times 2520 = 1,048,320$ .

#### <span id="page-17-0"></span>**LOW DROPOUT (LDO) REGULATORS**

The AD9552 is powered from a single 3.3 V supply and contains on-chip LDO regulators for each function to eliminate the need for external LDOs. To ensure optimal performance, each LDO output should have a 0.47 μF capacitor connected between its access pin and ground, and this capacitor should be kept as close to the device as possible.

# <span id="page-18-1"></span><span id="page-18-0"></span>APPLICATIONS INFORMATION **THERMAL PERFORMANCE**

<span id="page-18-2"></span>**Table 13. Thermal Parameters for the 32-Lead LFCSP Package**



<sup>1</sup> The exposed pad on the bottom of the package must be soldered to ground to achieve the specified thermal performance.

<sup>2</sup> Results are from simulations. The PCB is a JEDEC multilayer type. Thermal performance for actual applications requires careful inspection of the conditions in the application to determine whether they are similar to those assumed in these calculations.

The AD9552 is specified for an ambient temperature  $(T_A)$ . To ensure that  $T_A$  is not exceeded, an airflow source can be used. Use the following equation to determine the junction temperature on the application PCB:

$$
T_J = T_{\textit{CASE}} + (\Psi_{\textit{JT}} \times P_{\textit{D}})
$$

where:

 $T<sub>I</sub>$  is the junction temperature (°C).

 $T_{\text{CASE}}$  is the case temperature ( $\text{°C}$ ) measured by the customer

at the top center of the package.

 $\Psi_{IT}$  is the value indicated i[n Table 13.](#page-18-2)

 $P<sub>D</sub>$  is the power dissipation (see th[e Specifications](#page-2-0) section).

Values of  $\theta_{JA}$  are provided for package comparison and PCB design considerations.  $\theta_{IA}$  can be used for a first-order approximation of  $T<sub>I</sub>$  using the following equation:

$$
T_J = T_A + (\theta_{JA} \times P_D)
$$

where  $T_A$  is the ambient temperature ( $\textdegree$ C).

Values of  $\theta_{\text{IC}}$  are provided for package comparison and PCB design considerations when an external heat sink is required.

Values of  $\theta_{IB}$  are provided for package comparison and PCB design considerations.

# <span id="page-19-0"></span>SERIAL CONTROL PORT

The AD9552 serial control port is a flexible, synchronous, serial communications port that allows an easy interface to many industry-standard microcontrollers and microprocessors. Single or multiple byte transfers are supported, as well as MSB first or LSB first transfer formats. The AD9552 serial control port is configured for a single bidirectional I/O pin (SDIO only).

The serial control port has two types of registers: read-only and buffered. Read-only registers are nonbuffered and ignore write commands. All writable registers are buffered (also referred to as mirrored) and require an I/O update to transfer the new values from a temporary buffer on the chip to the actual register. To invoke an I/O update, write a 1 to the I/O update bit found in Register 0x05[0]. Because any number of bytes of data can be changed before issuing an update command, the update simultaneously enables all register changes occurring since any previous update.

## <span id="page-19-1"></span>**SERIAL CONTROL PORT PIN DESCRIPTIONS**

SCLK (serial data clock) is the serial shift clock. This pin is an input. SCLK is used to synchronize serial control port reads and writes. Write data bits are registered on the rising edge of this clock, and read data bits are registered on the falling edge. This pin is internally pulled down by a 30 k $\Omega$  resistor to ground.

SDIO (digital serial data input/output) is a dual-purpose pin that acts as input only or as an input/output. The AD9552 defaults to bidirectional pins for I/O.

 $\overline{\text{CS}}$  (chip select bar) is an active low control that gates the read and write cycles. When  $\overline{\text{CS}}$  is high, SDIO is in a high impedance state. This pin is internally pulled up by a 100 kΩ resistor to 3.3 V. It should not be left floating. See th[e Operation of the Serial Control](#page-19-2)  [Port](#page-19-2) section on the use of the  $\overline{CS}$  pin in a communication cycle.



# <span id="page-19-2"></span>**OPERATION OF THE SERIAL CONTROL PORT** *Framing a Communication Cycle with CS*

The  $\overline{\text{CS}}$  line gates the communication cycle (a write or a read operation). CS must be brought low to initiate a communication cycle.

The CS stall high function is supported in modes where three or fewer bytes of data (plus instruction data) are transferred. Bits[W1:W0] must be set to 00, 01, or 10 (see [Table 14\)](#page-19-3). In these modes, CS may temporarily return high on any byte boundary, allowing time for the system controller to process the next byte.  $\overline{CS}$  can go high on byte boundaries only and can go high during either part (instruction or data) of the transfer. During this period,

the serial control port state machine enters a wait state until all data has been sent. If the system controller decides to abort before the complete transfer of all the data, the state machine must be reset either by completing the remaining transfer or by returning the CS line low for at least one complete SCLK cycle (but fewer than eight SCLK cycles). A rising edge on the  $\overline{\text{CS}}$  pin on a nonbyte boundary terminates the serial transfer and flushes the buffer.

<span id="page-19-3"></span>



In the streaming mode (Bits[W1:W0] = 11), any number of data bytes can be transferred in a continuous stream. The register address is automatically incremented or decremented (see the [MSB/LSB First Transfers](#page-20-1) section). CS must be raised at the end of the last byte to be transferred, thereby ending the stream mode.

#### *Communication Cycle—Instruction Plus Data*

There are two parts to a communication cycle with the AD9552. The first part writes a 16-bit instruction word into the AD9552, coincident with the first 16 SCLK rising edges. The instruction word provides the AD9552 serial control port with information regarding the data transfer, which is the second part of the communication cycle. The instruction word defines whether the upcoming data transfer is a read or a write, the number of bytes in the data transfer, and the starting register address for the first byte of the data transfer.

#### *Write*

If the instruction word is for a write operation (Bit  $I15 = 0$ ), the second part is the transfer of data into the serial control port buffer of the AD9552. The length of the transfer (1, 2, or 3 bytes; or streaming mode) is indicated by two bits (Bits[W1:W0]) in the instruction byte. The length of the transfer indicated by (Bits[W1:W0]) does not include the 2-byte instruction. CS can be raised after each sequence of eight bits to stall the bus (except after the last byte, where it ends the cycle). When the bus is stalled, the serial transfer resumes when  $\overline{CS}$  is lowered. Stalling on nonbyte boundaries resets the serial control port.

### *Read*

If the instruction word is for a read operation (Bit  $I15 = 1$ ), the next  $N \times 8$  SCLK cycles clock out the data from the address specified in the instruction word, where N is 1, 2, 3, or 4, as determined by Bits[W1:W0]. In this case, 4 is used for streaming mode, where four or more words are transferred per read. The data read back is valid on the falling edge of SCLK.

The default mode of the AD9552 serial control port is bidirectional mode, and the data read back appears on the SDIO pin.

# Data Sheet **AD9552**

By default, a read request reads the register value that is currently in use by the AD9552. However, setting Register  $0x04[0] = 1$ causes the buffered registers to be read instead. The buffered registers are the ones that take effect during the next I/O update.



*Figure 23. Relationship Between the Serial Control Port Register Buffers and the Control Registers*

The AD9552 uses Register 0x00 to Register 0x34. Although the AD9552 serial control port allows both 8-bit and 16-bit instructions, the 8-bit instruction mode provides access to five address bits (Address Bits[A4:A0]) only, which restricts its use to Address Space 0x00 to Address Space 0x01. The AD9552 defaults to 16-bit instruction mode on power-up, and the 8-bit instruction mode is not supported.

## <span id="page-20-0"></span>**INSTRUCTION WORD (16 BITS)**

The MSB of the instruction word (see Table 15) is  $R/\overline{W}$ , which indicates whether the instruction is a read or a write. The next two bits, W1 and W0, are the transfer length in bytes. The final 13 bits are the address bits (Address Bits[A12:A0]) at which the read or write operation is to begin.

For a write, the instruction word is followed by the number of bytes of data indicated by Bits[W1:W0], which is interpreted according t[o Table 14.](#page-19-3)

Address Bits[A12:A0] select the address within the register map that is written to or read from during the data transfer portion of the communication cycle. The AD9552 uses all of the 13-bit address space. For multibyte transfers, this address is the starting byte address.

## <span id="page-20-1"></span>**MSB/LSB FIRST TRANSFERS**

The AD9552 instruction word and byte data can be MSB first or LSB first. The default for the AD9552 is MSB first. The LSB first mode can be set by writing a 1 to Register 0x00[6] and requires that an I/O update be executed. Immediately after the LSB first bit is set, all serial control port operations are changed to LSB first order.

When MSB first mode is active, the instruction and data bytes must be written from MSB to LSB. Multibyte data transfers in MSB first format start with an instruction byte that includes the register address of the most significant data byte. Subsequent data bytes must follow in order from high address to low address. In MSB first mode, the serial control port internal address generator decrements for each data byte of the multibyte transfer cycle.

When LSB first  $= 1$  (LSB first), the instruction and data bytes must be written from LSB to MSB. Multibyte data transfers in LSB first format start with an instruction byte that includes the register address of the least significant data byte followed by multiple data bytes. The serial control port internal byte address generator increments for each data byte of the multibyte transfer cycle.

The AD9552 serial control port register address decrements from the register address just written toward 0x00 for multibyte I/O operations if the MSB first mode is active (default). If the LSB first mode is active, the serial control port register address increments from the address just written toward 0x34 for multibyte I/O operations.

Unused addresses are not skipped during multibyte I/O operations. The user should write the default value to a reserved register and should write only zeros to unmapped registers. Note that it is more efficient to issue a new write command than to write the default value to more than two consecutive reserved (or unmapped) registers.

**Table 15. Serial Control Port, 16-Bit Instruction Word, MSB First MSB LSB**



#### **Table 16. Definition of Terms Used in Serial Control Port Timing Diagrams**





# <span id="page-22-0"></span>REGISTER MAP

A bit that is labeled "aclr" is an active high, autoclearing bit. When set to a Logic 1 state, the control logic automatically returns it to a Logic 0 state upon completion of the indicated task.







### <span id="page-23-0"></span>**REGISTER MAP DESCRIPTIONS**

Control bit functions are active high unless stated otherwise. Register address values are always hexadecimal unless otherwise indicated.

# *Serial Port Control (Register 0x00 to Register 0x05)*





# *PLL Charge Pump and PFD Control (Register 0x0A to Register 0x0D)*

![](_page_24_Picture_278.jpeg)

# *VCO Control (Register 0x0E to Register 0x10)*

![](_page_25_Picture_338.jpeg)

![](_page_25_Picture_339.jpeg)

<sup>1</sup> An I/O update must be asserted after setting this bit and before issuing a SPI-controlled VCO calibration (writing 1 to Register 0x0E, Bit 7).

## *PLL Control (Register 0x11 to Register 0x19)*

**Table 21.** 

![](_page_25_Picture_340.jpeg)

![](_page_26_Picture_301.jpeg)

## *Input Receiver and Band Gap Control (Register 0x1A)*

![](_page_26_Picture_302.jpeg)

# *XTAL Control (Register 0x1B to Register 0x1D)*

**Table 23.**

![](_page_26_Picture_303.jpeg)

## *OUT1 Driver Control (Register 0x32)*

![](_page_27_Picture_184.jpeg)

![](_page_27_Picture_185.jpeg)

# *Select OUT2 Source Control (Register 0x33)*

#### **Table 25.**

![](_page_27_Picture_186.jpeg)

## *OUT2 Driver Control (Register 0x34)*

#### **Table 26.**

![](_page_28_Picture_132.jpeg)

# <span id="page-29-0"></span>OUTLINE DIMENSIONS

![](_page_29_Figure_3.jpeg)

#### <span id="page-29-1"></span>**ORDERING GUIDE**

![](_page_29_Picture_222.jpeg)

 $1 Z =$  RoHS Compliant Part.

# **NOTES**