

50 V, 8 MHz, 1.65 mA per Channel, Robust, Over-The-Top, Precision Op Amp

## FEATURES

- ▶ Ultrawide common-mode input range:  $-15.1\text{ V}$  to  $+55\text{ V}$
- ▶ Wide power supply voltage operating range:  $3.15\text{ V}$  to  $50\text{ V}$
- ▶ Low supply current:  $1.65\text{ mA}$  per channel
- ▶ Low input offset voltage:  $\pm 12\text{ }\mu\text{V}$
- ▶ Low offset voltage drift:  $\pm 0.1\text{ }\mu\text{V}/^\circ\text{C}$
- ▶ Low voltage noise
  - ▶  $1/f$  noise corner:  $6\text{ Hz}$
  - ▶  $150\text{ nV p-p}$  at  $0.1\text{ Hz}$  to  $10\text{ Hz}$
  - ▶  $7\text{ nV}/\sqrt{\text{Hz}}$  at  $100\text{ Hz}$  ( $e_n$ )
- ▶ High speed
  - ▶ GBP:  $8\text{ MHz}$
  - ▶ Slew rate:  $5.5\text{ V}/\mu\text{s}$  at  $\Delta V_{\text{OUT}} = 25\text{ V}$
- ▶ Low power supply shutdown current:  $17\text{ }\mu\text{A}$  per channel
- ▶ Low input bias current:  $\pm 4\text{ nA}$
- ▶ Large signal voltage gain:  $154\text{ dB}$  at  $\Delta V_{\text{OUT}} = 25\text{ V}$
- ▶ CMRR:  $130\text{ dB}$  at  $V_{\text{CM}} = -14.75$  to  $+13.25\text{ V}$
- ▶ PSRR:  $136\text{ dB}$
- ▶ Input overdrive tolerant with no phase reversal

## APPLICATIONS

- ▶ Industrial sensor conditioning
- ▶ Supply current sensing
- ▶ Battery and power supply monitoring
- ▶ Front-end amplifiers in abusive environments

## FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

## GENERAL DESCRIPTION

The ADA4099-2BCHIPS is a robust, precision, rail-to-rail input and output dual-channel operational amplifier with inputs that operate from  $-V_S$  to  $+V_S$  and beyond, which is referred to in this data sheet as Over-The-Top™. The device features an offset voltage of  $\pm 12\text{ }\mu\text{V}$ , an input bias current ( $I_B$ ) of  $\pm 4\text{ nA}$ , and can operate on supplies that range from  $3.15\text{ V}$  to  $50\text{ V}$ . The ADA4099-2BCHIPS draws  $1.65\text{ mA}$  of supply current per channel.

The ADA4099-2BCHIPS Over-The-Top input stage has robust input protection features for abusive environments. The inputs can tolerate up to  $80\text{ V}$  of differential voltage without damage or degradation to dc accuracy. The operating input common-mode range extends from rail-to-rail and beyond, up to  $70\text{ V} > -V_S$ , independent of the  $+V_S$  supply.

The ADA4099-2BCHIPS is unity-gain stable and can drive loads requiring up to  $20\text{ mA}$  per channel. The device can also drive capacitive loads as large as  $100\text{ pF}$ . The amplifier is available with low power shutdown per channel.

The ADA4099-2BCHIPS is specified at  $+25^\circ\text{C}$  but is functional over the extended industrial temperature range ( $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ ). Additional application and technical information can be found in the [ADA4099-2](#) data sheet.

**TABLE OF CONTENTS**

Features.....	1	ESD Caution.....	5
Applications.....	1	Pin Configuration and Function Descriptions.....	6
Functional Block Diagram.....	1	Outline Dimensions.....	7
General Description.....	1	Die Specifications and Assembly	
Specifications.....	3	Recommendations.....	7
Electrical Characteristics— $\pm 15$ V Supply.....	3	Ordering Guide.....	8
Absolute Maximum Ratings.....	5		

**REVISION HISTORY**

**7/2022—Revision 0: Initial Version**

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—±15 V SUPPLY

Common-mode voltage ( $V_{CM}$ ) = 0 V, SHDNx pins are open, load resistance ( $R_L$ ) = 499 k $\Omega$  to ground, and  $T_A$  = 25°C, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
<b>DC PERFORMANCE</b>					
Input Offset Voltage ( $V_{OS}$ ) <sup>1</sup>			±12		$\mu$ V
	Power supply voltage ( $V_{SY}$ ) = ±25 V		±15		$\mu$ V
Input Voltage Offset Drift <sup>2</sup>	$T_{MIN} < T_A < T_{MAX}$		±0.1		$\mu$ V/°C
Input Bias Current ( $I_B$ )			±4		nA
	$V_{SY} = \pm 25$ V		±4		nA
Input Offset Current ( $I_{OS}$ )			±2		nA
	$V_{SY} = \pm 25$ V		±4		nA
Common-Mode Rejection Ratio (CMRR)	$V_{CM} = -14.75$ V to +13.25 V		130		dB
	$V_{CM} = -15.1$ V to +13.25 V		126		dB
	$V_{CM} = -15.1$ V to +55 V		126		dB
Common-Mode Input Range	Guaranteed by CMRR tests	-15.1		+55	V
Large Signal Voltage Gain ( $A_{OL}$ )	Delta output voltage ( $\Delta V_{OUT}$ ) = 25 V		154		dB
	$\Delta V_{OUT} = 25$ V, $R_L = 10$ k $\Omega$		134		dB
<b>NOISE PERFORMANCE</b>					
Input Voltage Noise	Frequency = 0.1 Hz to 10 Hz		150		nV p-p
	1/f noise corner		6		Hz
	Frequency = 100 Hz		7		nV/ $\sqrt{\text{Hz}}$
Over-The-Top	Frequency = 100 Hz, $V_{CM} >$ positive supply voltage ( $+V_S$ )		8		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	Frequency = 100 Hz		0.5		pA/ $\sqrt{\text{Hz}}$
Over-The-Top	Frequency = 100 Hz, $V_{CM} > +V_S$		5		pA/ $\sqrt{\text{Hz}}$
<b>DYNAMIC PERFORMANCE</b>					
Slew Rate	$\Delta V_{OUT} = 25$ V		5.5		V/ $\mu$ s
Gain Bandwidth Product (GBP)	Test frequency ( $f_{TEST}$ ) = 25 kHz		8		MHz
Phase Margin			57		deg
1% Settling Time	$\Delta V_{OUT} = \pm 2$ V		1.15		$\mu$ s
0.1% Settling Time	$\Delta V_{OUT} = \pm 2$ V		1.5		$\mu$ s
Total Harmonic Distortion plus Noise (THD + N)	Frequency = 10 kHz, output voltage ( $V_{OUT}$ ) = 5.6 V p-p, $R_L = 10$ k $\Omega$ , bandwidth = 80 kHz		0.001		%
<b>INPUT CHARACTERISTICS</b>					
Input Resistance	Differential mode		100		k $\Omega$
	Common mode		>1		G $\Omega$
Input Capacitance	Differential mode		9		pF
	Common mode		3		pF
<b>SHDN1 AND SHDN2 PINS</b>					
Input Logic Low	Amplifier active, SHDNx voltage ( $V_{SHDN}$ ) < negative supply voltage ( $-V_S$ ) + 0.5 V			$-V_S + 0.5$	V
Input Logic High	Amplifier shutdown, $V_{SHDN} > -V_S + 1.5$ V	$-V_S + 1.5$			V
Response Time	Amplifier active to shutdown		2.5		$\mu$ s
	Amplifier shutdown to active		10		$\mu$ s
Pull-Down Current	$V_{SHDN} = -V_S + 0.5$ V		-0.6		$\mu$ A
	$V_{SHDN} = -V_S + 1.5$ V		0.3		$\mu$ A
<b>OUTPUT CHARACTERISTICS</b>					
Output Voltage Swing Low	$V_{OD}^3 = 30$ mV, no load		45		mV
	$V_{OD}^3 = 30$ mV, sink current ( $I_{SINK}$ ) = 10 mA		260		mV

## SPECIFICATIONS

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Output Voltage Swing High	$V_{OD}^3 = 30 \text{ mV}$ , no load		45		mV
	$V_{OD}^3 = 30 \text{ mV}$ , source current ( $I_{SOURCE}$ ) = 10 mA		900		mV
Short-Circuit Current	$I_{SOURCE}$		34		mA
	$I_{SINK}$		50		mA
POWER SUPPLY					
Maximum Operating Voltage <sup>4</sup>				50	V
Operating Range	Guaranteed by power supply rejection ratio (PSRR)	3.15		50	V
Supply Current per Channel	Amplifier active		1.65		mA
	$V_{SY} = \pm 25 \text{ V}$		1.75		mA
	Amplifier shutdown, $V_{SHDN} = -V_S + 1.5 \text{ V}$		17		$\mu\text{A}$
PSRR	$V_{SY} = 3.15 \text{ V to } 50 \text{ V}$		136		dB
THERMAL SHUTDOWN <sup>5</sup>					
Temperature	$T_J$		175		$^{\circ}\text{C}$
Hysteresis			20		$^{\circ}\text{C}$
Functional Temperature	$T_A$	-40		+125	$^{\circ}\text{C}$

<sup>1</sup> Thermoelectric voltages present in the high speed production test limit the measurement accuracy of this parameter. The limits listed in Table 1 represent an upper limit imposed by the test capability and are not necessarily indicative of actual performance of the devices.

<sup>2</sup> Offset voltage drift is guaranteed through lab characterization and is not production tested.

<sup>3</sup>  $V_{OD}$  is +30 mV for  $V_{OUT}$  high and -30 mV for  $V_{OUT}$  low.

<sup>4</sup> Maximum operating voltage is limited by the time-dependent dielectric breakdown (TDDb) of on-chip capacitor oxides. The amplifier tolerates temporary transient overshoot up to the specified absolute maximum rating and the dc supply voltage must be limited to the maximum operating voltage.

<sup>5</sup> Thermal shutdown is lab characterized only and is not tested in production.

**ABSOLUTE MAXIMUM RATINGS****Table 2.**

Parameter	Rating
Supply Voltage <sup>1</sup>	
Transient	60 V
Continuous	50 V
Differential Input Voltage	±80 V
±INx Pin Voltage	
Continuous	-5 V to +80 V
Survival	-10 V to +80 V
±INx Pin Current	20 mA
SHDNx Pin Voltage	-0.3 V to +60 V
Storage Temperature Range	-65°C to +150°C
Functional Temperature Range	-55°C to +150°C
Junction Temperature (T <sub>J</sub> )	175°C

<sup>1</sup> Maximum supply voltage is limited by the TDDB of on-chip capacitor oxides. The amplifier tolerates temporary transient overshoot up to the specified transient maximum rating. The continuous operating supply voltage must be limited to no more than 50 V.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

**ESD CAUTION**

**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pad Configuration

Table 3. Pad Function Descriptions<sup>1</sup>

Pad Number	Mnemonic	X Coordinate	Y Coordinate	Description
1	V <sub>OUT1</sub>	-386	-643	Output, Channel 1
2	-IN1	-001	-643	Inverting Input, Channel 1
3	+IN1	-122	-643	Noninverting Input, Channel 1
4a	-V <sub>S</sub>	+837	+059	Negative Supply Voltage (Both Must Be Connected)
4b	-V <sub>S</sub>	+735	-059	Negative Supply Voltage (Both Must Be Connected)
5	SHDN1	+1022	-373	Shutdown Channel 1
6	SHDN2	+1022	+373	Shutdown Channel 2
7	+IN2	-001	+643	Noninverting Input, Channel 2
8	-IN2	+122	+643	Inverting Input, Channel 2
9	V <sub>OUT2</sub>	-386	+643	Output, Channel 2
10a	+V <sub>S</sub>	-056	+070	Positive Supply Voltage (Both Must Be Connected)
10b	+V <sub>S</sub>	-056	-070	Positive Supply Voltage (Both Must Be Connected)

<sup>1</sup> All dimensions are referenced from the center of the die to the center of each bond pad.

OUTLINE DIMENSIONS




Figure 3. 12-Pad Bare Die [CHIP]  
(C-12-5)  
Dimensions shown in millimeters

DIE SPECIFICATIONS AND ASSEMBLY RECOMMENDATIONS

Die Specifications

Table 4. Die Specifications

Parameter	Value	Unit
Chip Size	1424 × 2186	μm
Scribe Line Width	100 × 100	μm
Die Size Maximum	1524 × 2286	μm
Thickness	304	μm
Backside	V-	V
Passivation	1.1 (doped silicon and polymer)	μm
Top Coat Thickness	32	μm
Bond Pads (Minimum)	80 × 80	μm
Bond Pad Composition	1.0% aluminum silicon (AlSi), 0.5% copper (Cu)	%

Assembly Recommendations

Table 5. Assembly Recommendations

Assembly Component	Recommendation
Die Attach	ABLESTIK 8200T
Bonding Method	1 mil gold
Bonding Sequence	Unspecified