<span id="page-0-0"></span>

# 4-Channel AFE, Digital Controller, and PWM for Battery Formation and Testing

### **FEATURES**

- ► Precise measurement of the voltage and current
- ► 4 PWM control channels up to 14 bits (effective) resolution
	- ► Selectable synchronous and asynchronous rectifier operation
	- ► Programmable dead time compensation
	- ► Programmable switching frequency from 62.5 kHz to 500 kHz in powers of 2 steps
- ► Multiphase operation
	- ► Interchip digital current sharing
	- ► Interchip frequency synchronization
- ► Digital control loop
	- ► Programmable PID loop filters
	- ► Fast dc bus voltage feedforward
- ► Integrated spectrum analysis per channel
- ► SPI port control and status interface
	- ► Host interrupt on programmable status changes
- ► Constant current and constant voltage operating modes
	- ► 15-bit setpoint resolution
	- ► Input and output inrush current protection
- ► External NTC thermistor temperature sensing ► Internal die temperature measurement
- ► User calibration of input voltages and currents

**TYPICAL APPLICATION DIAGRAM**

► 0°C to 85°C operation

## **APPLICATIONS**

- ► Battery formation and testing
- ► High efficiency battery test systems with recycle capability
- ► Battery conditioning (charging and discharging) systems

# **GENERAL DESCRIPTION**

The ADBT1002 is a flexible, feature rich digital controller that targets high volume battery testing and formation manufacturing and precision battery test instrumentation applications. The ADBT1002 is optimized for minimal component count, maximum flexibility, and minimum design time. Features include differential remote voltage sense, current sense, pulse-width modulation (PWM) generation, frequency synchronization, overvoltage protection (OVP), and current sharing. Programmable protection features include overcurrent protection (OCP), OVP limiting, and external overtemperature protection (OTP).

Parameters can be programmed over the serial peripheral interface (SPI), providing extensive programming of the integrated loop filter, PWM signal timing, and soft start timing. The SPI provides access to the many monitoring and system test functions. Reliability is improved through a built-in checksum and programmable protection circuits.

A comprehensive graphical user interface (GUI) is provided for simple system and channel configuration and programming of the safety features. The ADBT1002 is available in a 100-lead LQFP\_EP.





**Rev. 0**

**[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADBT1002.pdf&product=ADBT1002&rev=0) [TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)**

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**





<span id="page-2-0"></span>AHVDD = 15 V, AHVSS = -15 V, VDDIO = AVDD = DVDD = 3.3 V, and  $T_A$  = 0°C to 85°C, unless otherwise noted.

# **ANALOG FRONT END AND CONTROLLER SPECIFICATIONS**

#### *Table 1.*



### *Table 1.*



# *Table 1.*



<span id="page-5-0"></span>*Table 1.*



<sup>1</sup> Bandwidth is analog only. The readout data bandwidth is limited by the selected over sampling rate (OSR).

<sup>2</sup> The moving average filter (MAF) is a 3-bit field in the MAF CFG register (one per channel). The default value is 8.

<sup>3</sup> The finite impulse response (FIR) filter in the readout filter is not bypassed (default).

<sup>4</sup> The readout filter update rate is selected in a 5-bit field in the DSP\_READOUT\_FILT\_CFG register.

<sup>5</sup> The bandwidth is analog only. The readout data bandwidth is limited by the selected OSR.

<sup>6</sup> Guaranteed by design.

<sup>7</sup> For sync mode only.

8 CHANNEL A PHASE = 0x000 in the PMU CHANNEL CFG1 register.

<sup>9</sup> The 11-bit CHANNEL A PHASE in the PMU CHANNEL CFG1 register = 0x07FF and is the same for other channels.

10The readout update rate is set in a 5-bit field in the DSP\_READOUT\_FILT\_CFG register. There is one per channel.

<sup>11</sup> Minimum OSR is based on the maximum readout rate of the current and voltage data for all four channels.

<sup>12</sup>The output pins (SPI\_SDIO, SPI\_SDO, GPIOx, EXTCLKIO, and HW\_IRQ) have xxx\_PAD\_CFG registers with a 3-bit xxx\_SLEW bitfield. The default is 0x7, which is the fastest slew rate.

<sup>13</sup>PWM\_DRV is a 4-bit field in the PWM\_CFG1 channel register.

### *Table 2. SPI Bus Timing*





*Figure 2. 3-Wire SPI Bus Timing Diagram*

# <span id="page-7-0"></span>**ABSOLUTE MAXIMUM RATINGS**

#### *Table 3.*



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

# **THERMAL RESISTANCE**

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{JA}$  is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure.  $\theta_{\text{JC}}$  is the junctionto-case thermal resistance.

### *Table 4. Thermal Resistance*



### **SOLDERING**

It is important to follow the correct guidelines when laying out the PCB footprint for the ADBT1002 and when soldering the device onto the PCB. For detailed information about these guidelines, see the [EE-352 Engineer-to-Engineer Note.](https://www.analog.com/media/en/technical-documentation/application-notes/EE352.pdf)

# **ELECTROSTATIC DISCHARGE (ESD) RATINGS**

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

# **ESD Ratings for ADBT1002**

## *Table 5. ADBT1002, 100-Lead LQFP\_EP*



## **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<span id="page-8-0"></span>

**NOTES** 

1. NC MEANS NO CONNECT 2. EXPOSED PAD. DVSS FOR DVDD, VDDIO, AND VDDDRV.

*Figure 3. Pin Configuration*

 $\rm 003$ 

### *Table 6. Pin Function Descriptions*



### *Table 6. Pin Function Descriptions*



#### *Table 6. Pin Function Descriptions*



# <span id="page-12-0"></span>**THEORY OF OPERATION**

## **OVERVIEW**

The ADBT1002 is a highly integrated digital controller that provides four channels of charge and discharge control with a focus on battery formation and test applications. Each channel is composed of

a precision analog front end (AFE), measuring both battery current and voltage using a high accuracy ADC, a user programmable digital compensator, and a precision PWM. Additionally, there are 8 auxiliary ADC channels and 16 GPIOx pins.



*Figure 4. Functional Block Diagram*

# <span id="page-13-0"></span>**THEORY OF OPERATION**

# **ANALOG FRONT END**

Each channel has a precision current sense differential amplifier with a fixed gain of 40 and a precision voltage sense differential amplifier with a fixed gain of 0.5. A pair of simultaneous sampling ADCs converts the conditioned current and voltage signals to 12-bit digital representations before transferring the signals to the digital controller.

# **DIGITAL CONTROLLER**

A finite state machine (FSM)-based proportional integral derivative (PID) controller provides digital loop control. The controller has user-programmable filter coefficients for control loop compensation. Current and voltage setpoints are register based and are configured by the user over a host SPI. Separate current and voltage control loops support constant current and constant voltage operation modes. The controller output is used to command the duty cycle of an 14-bit digital PWM. Operation of the controller is discussed in the [Sequencer Operation Example](#page-23-0) section.

## **HOST SPI**

Control is provided by an external host through a 3-wire or a 4-wire SPI. Use the SPI\_CS, SPI\_SCK, and SPI\_SDIO pins for the 3-wire SPI and use the  $\overline{SPI}$  CS, SPI\_SCK, SPI\_SDIO, and SPI\_SDO pins for the 4-wire SPI. This interface is used to configure the controller through the memory mapped registers. These registers are introduced in Ta[ble 11.](#page-24-0)

## **HOST INTERRUPT REQUEST**

Use the HW\_IRQ signal,  $\overline{HW}$  IRQ, to provide interrupt requests to the host. Use the SPI port accessible set of registers to select which internal events generate host interrupt requests. Event options include system errors, channel data ready, channel voltage and current over limit detection, channel operation complete, and auxiliary ADC high and low threshold detection.

## **CLOCKING**

The ADBT1002 derives all internal clocking from either an internal oscillator, an external 16 MHz crystal, or an external 16 MHz oscillator. Phase interleaving can be configured to help minimize input ripples as well as output ripples when channels are paralleled for greater current capacity. The ADBT1002 also has a feature that allows multiple ADBT1002 devices to be synchronized together, which enables parallel channel operation in multiples of four.

## **GPIOX PINS**

There are 16 GPIOx pins on the ADBT1002. Typical GPIOx pin usage includes controlling the dc bus and battery isolation switches or getting the digital inputs from the digital sources. The GPIOx pins are user-programmable through the following set of memory mapped registers. The GPIOx pins used for the battery isolation switches can be assigned in the global registers for sequencer control. This assigning facilitates the precharge operation at startup that prevents reverse current when connecting to the battery.

Additionally, the GPIOx pins can be configured to provide interdevice digital current sharing communications when using multiple ADBT1002 devices in parallel.

The GPIO\_PAD\_CFG register is used to configure the GPIOx pin parameters including slew rate, hysteresis, and drive strength. The default bitfields, GPIO\_SLEW, GPIO\_HYST, and GPIO\_DRV, have default settings of 5 ns, 600 mV, and 10  $Ω$ , respectively. These default values are typically acceptable for most applications.

The GPIOx pins can be individually configured as inputs or outputs by using the 16-bit GPIO IEN CFG and GPIO OEN CFG registers, respectively. Bits[15:0] in each register corresponds to GPIO0 through GPIO15.

When configured as standard GPIOx pins, there are five 16-bit registers that can interact with these pins. In each case, Bit 0 corresponds to GPIO0, and Bit 15 corresponds to GPIO15. The GPIO\_READ register can be read to see the state of each GPIOx pin, and the GPIO WRITE register can be written to set the output pins as 1 or 0. The GPIO\_SET, GPIO\_CLEAR, and GPIO\_TOG-GLE registers set, clear, or toggle, respectively, the GPIO $\overline{x}$  pins that are set as standard GPIOx pin outputs.

In addition to basic user-controlled GPIO operations, the GPIOx pins can be configured for specific operation modes. This configuration is done through the GPIO\_MODE\_CFG0 (for GPIO0 through GPIO7 pins) and the GPIO\_MODE\_CFG1 (for GPIO8 through GPIO15 pins) registers. All GPIOx pins can be configured as either standard GPIO input and output functions or can be controlled by the sequencer. The latter is used to control a battery isolation switch that is used as part of the precharge operation. Additional options for GPIO0 through GPIO7 are unique functions used for interdevice communications when multiple devices are used in parallel.

When a GPIOx pin is controlled by the sequencer in a particular channel, there is also a channel GPIO\_CFG register where the 4 LSBs are used to select which GPIOx pin is controlled by the sequencer of the channel.

## **AUXILIARY ADC**

An 8-channel, 12-bit ADC is available for dedicated (for example, internal temperature) or general-purpose external measurements. Note that four of the channels have optional current sources for use with the external thermistors for temperature measurement. The dc bus voltage can also be sensed on an ADC channel and used in a feedforward control mechanism to reduce the effect of dc bus transients. All auxiliary ADC operations are user configurable.

# **SUPPORTS COULOMBIC EFFICIENCY MEASUREMENT**

Coulombic efficiency is a ratio of the capacity during discharge to the capacity during charge. The ADBT1002 supports this efficiency through the integration of current over time. The integration results are accessible through a set of registers.

# <span id="page-14-0"></span>**THEORY OF OPERATION**

### **SUPPORTS PRECHARGE OPERATION**

When connecting to a cell before a new formation or test cycle, there is a possibility of having a large inrush current from the battery to the discharged output stage. The ADBT1002 allows a

user to precharge the output stage before connecting to the cell, which is described in additional detail in the [Precharge Operation](#page-42-0). section.

# <span id="page-15-0"></span>**INSTRUCTION DEFINITION**

The ADBT1002 works by executing instructions on each of the four channels. Each instruction manages the control loop. The ADBT1002 can operate with both constant current and constant voltage.

# **SEQUENCING MODES**

Three possible sequencing modes exist to execute instructions from a user point of view: manual, semiautomatic, and automatic.

# **Manual Mode**

In manual sequencing mode, the host central processing unit (CPU) is responsible for feeding instructions to the ADBT1002. The user writes the full instruction into the next instruction area (that is, the registers prefixed with SEQ\_NEXT\_xxx) of the channel register map. The user writes to the self clearing start bit after, which initiates the execution of this instruction. The instruction provides a

limit or a timeout that the ADBT1002 uses to generate a flag that goes into the ADBT1002 interrupt controller. The user must service the interrupt, write the next instruction, and set the start bit. The ADBT1002 continues to execute the last instruction until the host CPU services the interrupt.

The register map inside the channel provides a fixed layout for the instruction. The repercussion of this layout is that all possible fields are available independently, whether the instruction uses that information or not. The host CPU is responsible for writing to all the required fields for the instruction to execute as expected.

A double buffer mechanism exists to write the instruction. Only when the start bit is written to the channel is a copy of the instruction forwarded to the state machine and executed. This technique allows the next instruction to be written in advance. Access to the registers regarding the instruction executing is available as a debug feature.



*Figure 5. Manual Sequencing Mode*

## **Semiautomatic Mode**

In semiautomatic mode, the copy of the next instruction executes when the following conditions are met:

- $\blacktriangleright$  The current instruction hits the limits (voltage, current, or time), which are the same reasons why an interrupt can be raised in manual mode.
- $\triangleright$  A new instruction has been completely written in the register map.

To avoid executing the same instruction sequentially, there is a bitfield that indicates when the next instruction is fully programmed as follows:

- $\triangleright$  A flag is set by the user through the self clearing NEXT\_INSTR\_READY bit in the register map.
- $\triangleright$  A flag is cleared whenever the instruction is copied from the register map.

The start bit copies the instruction regardless of what the status of the previous instruction is. Such an operation clears the internal register. A readback for the internal flag is then provided through the register map for debug purposes.

### **Automatic Mode**

In automatic sequencing mode, all instructions must be programmed into the instruction memory before setting the start bit. The start bit resets the instruction pointer to the start of the channel memory. Each instruction provides a limit or a timeout that terminates the current instruction and advances the instruction pointer to the next instruction. The channel issues a flag to the interrupt controller when all instructions complete execution. The ADBT1002 inhibits any activity on the DH and DL signals once the instruction sequence terminates.

The instructions stored in the channel memory have variable length payloads using 16-bit words. A fixed header is a one word length. The payload depends on the instruction declared in the header. The instruction pointer advances according to the expected payload. A GUI is available to help users code instruction memory.



*Figure 6. Automatic Sequencing Mode*

# <span id="page-17-0"></span>**CHARGE AND DISCHARGE INSTRUCTION MODES**

The ADBT1002 provides two PID control loops per channel, the current loop and the voltage loop. Only one PID control loop is in control at any given time. The PID control loop in control is the one with the smallest error between the filtered ADC sample and the target setpoint. Note that, VMEAS is the measurement on the V channel.

There are two independent bits to configure how the control loop behaves:

- ► Constant current, where the I channel is in control, and the loop target is set to the current setpoint (ISET).
- ► Constant voltage, where the V channel is in control, and the loop target is set to the voltage setpoint (VSET).

There are four possible mode combinations or eight including whether the loop is charging or discharging the battery.

The VSET bits (15 LSBs in Register SEQ\_NEXT\_VSET) can refer to either the absolute value or a delta value based on VMEAS, as determined by the VSET\_DELTA bit (MSB in Register SEQ\_NEXT\_VSET). The main purpose of the delta is to allow the programming of a VSET value at some offset from the last VMEAS value. The start-up (that is, precharge) procedure uses the VSET\_DELTA bit with zero offset to get to the current battery voltage value. The precharge operation is discussed in the [Precharge Operation](#page-42-0) section.

# **CHARGE AND DISCHARGE INSTRUCTION LIMITS**

There are three 16-bit programmable fields that represent instruction limits. VLIMIT is associated with the constant current mode of operation and can be used to signal the end point of a constant current charge or discharge. ILIMIT is associated with the constant voltage mode of operation and is typically used to signal the end point for a constant voltage charge or discharge operation. TLIMIT can be used to either set the duration of an instruction or to set an error overlimit when an instruction should have completed earlier.

# **VLIMIT**

The following details the operation of the VLIMIT bits (Register SEQ\_VLIMIT):

- ► The VLIMIT threshold flags the instruction end on a charge or discharge instruction with constant current mode.
- ► In an instruction with both the constant voltage and constant current modes, VLIMIT avoids early instruction termination by not letting any crossing through ILIMIT (Bits[14:0], Register SEQ\_ILIMIT) to end the instruction before VLIMIT is crossed. In addition, the V channel PID is not allowed to take control until this threshold is reached.
- $\triangleright$  If the VLIMIT DELTA (MSB) bit is cleared, the VLIMIT bits, Bits[14:0], represent an absolute positive voltage.
- ► If the VLIMIT\_DELTA bit is set, the limit is understood as an increment (charge) or a decrement (discharge) from the first VMEAS value read during the execution of an instruction. The main purpose of this bit is to set this limit dynamically without having to read the ADC value before programming this instruction. This bit is related to the VSET\_DELTA bit (Register SEQ\_VSET).
- ► The VLIMIT is reached when the measured voltage is higher or equal to the VLIMIT threshold with a charge instruction.
- ► The VLIMIT is reached when the measured voltage is lower or equal to the VLIMIT threshold with a discharge instruction.

# **ILIMIT**

The following details the operation of the ILIMIT bits (Register SEQ\_ILIMIT):

- ► The ILIMIT threshold flags the instruction end on a charge or discharge instruction with the constant voltage mode active.
- ► The ILIMIT bits, Bits[14:0], always represent the absolute current magnitude.
- ► The ILIMIT is reached when the measured current is lower or equal to the ILIMIT threshold with a charge instruction. A reverse current while charging triggers the limit.
- ► The ILIMIT is reached when the measured current is higher or equal to the negative value of the ILIMIT threshold with a battery discharge instruction. A reverse current while discharging triggers the limit.

# **TLIMIT**

The following details the usage of the NEXT\_TLIMIT\_SCALE and NEXT\_TLIMIT\_VAL bitfields (Register SEQ\_NEXT\_TLIMIT):

- ► TLIMIT is the target for a timeout trigger event. The trigger is asserted when the elapsed time is equal or greater than TLIMIT.
	- ► A timeout trigger event can be used for either an error, if an instruction must terminate through another limit, or for a timed execution of an instruction (no error).
- ► The SEQ\_NEXT\_TLIMIT, Bits[15:0], are encoded as the following:
	- $\triangleright$  NEXT\_TLIMIT\_SCALE, Bits[15:14] are the time units, 3 = minutes,  $2 =$  minutes,  $1 =$  milliseconds, and  $0 =$  microseconds.
	- ► NEXT\_TLIMIT\_VAL, Bits[13:0] are the integer value.
- $\blacktriangleright$  The time units set the resolution and the maximum time value. On a scale of minutes, the resolution is minutes, and the maximum time is 11.3 days. On a scale of microseconds, the resolution is microseconds, and the maximum time is approximately 16.5 ms.

# <span id="page-18-0"></span>**Zero Value Limit Implications**

The following limit values have special meaning:

- $\triangleright$  TLIMIT VAL = 0 means that the timeout is disabled, and no flag is generated.
- $\blacktriangleright$  ILIMIT = 0, or any low value, means that a constant voltage operation can take a long time to complete.
- $\triangleright$  VLIMIT = 0 causes a constant current operation to terminate immediately.

# **SLEW RATE**

The ADBT1002 provides a slew rate function of the programmed targets that smooths out the transition between instructions. With this function disabled, a step waveform is seen at the error signal of the control loop. With this function enabled, the step waveform is transformed into a ramp waveform.

If the target value slewing function is enabled, the ADBT1002 ramps the target value from its measured value into the programmed target value as part of the instruction. The register map provides the slew rate for the ISET and VSET bits. The rate is described within two fields: code and time. The code units are in ADC codes, and the time is within the PID and PWM update rate.

The starting point for the ramp is the first value measured with the following limitations:

- $\blacktriangleright$  In a charge instruction, ISET cannot be a negative value. If there is a back current, ISET starts from 0, ramping up to the setpoint target.
- ► In a discharge instruction, ISET cannot be a positive value. If there is a positive current, ISET starts from 0, ramping down to the setpoint target.
- ► VSET is always positive.

A charge and discharge instruction that uses constant current ramps ISET. A charge and discharge instruction for constant voltage ramps VSET.

# **PARALLEL OPERATION**

Multiple channels can work in parallel to increase the working current. When multiple channels work in parallel, a channel is declared as the master and transmits the measurement for the I channel (IMEAS) to the other channels. The master channel works as described in the [Two Parallel—Two Independent Channels Use](#page-40-0) [Case](#page-40-0) section and the [Four Channels in Parallel Use Case](#page-41-0) section. The other channels operate in constant current mode and target the raw IMEAS from the master channel. Note that the IMEAS value compensates for gain and offset.

Groups of channels working in parallel can span multiple ADBT1002 chips.

Transmitting of the IMEAS between channels on a single ADBT1002 chip happens inside a PID cycle. Transmitting of the IMEAS between channels of different ADBT1002 chips is

dependent on the interchip SPI communications rate of 8 MHz. Communications between the master and slave devices take 2 μs per 16-bit IMEAS transfer.

# **FLAGS**

The flag block generates flags that end up in the interrupt controller block of the ADBT1002. The user then unmasks individual flags (in the INT\_EN\_CH\_x registers), as required, to generate interrupts. Flags are cleared when the channel interrupt status register containing the flag is read.

The INSTR\_DONE flag is set when an instruction hits the last limit, or if it was the REST instruction when the timeout is reached. Keep this flag separate from the SEQ\_DONE flag for debug purposes. When a new instruction loads, the INSTR\_DONE flag resets in automatic mode. The start bit can only reset the INSTR\_DONE flag in manual mode.

If in automatic mode, the SEQ DONE flag is set when the last instruction finishes. When in manual mode, this flag is never set, and the start bit resets the SEQ\_DONE flag.

The INSTR\_TIMEOUT flag results when the timeout is reached if the flag was not another limit termination or the HALT instruction.

The VMEAS\_OVER\_LMT and IMEAS\_OVER\_LMT flags result when the input data (ADC raw data for better latency) reaches user specified VMEAS and IMEAS low and high levels, specifically VMEAS\_OVER\_LIMITS\_LOW\_THLD and VMEAS OVER\_LIMITS\_HIGH\_THLD, as well as IMEAS\_OVER\_LIM-ITS\_LOW\_THLD and IMEAS\_OVER\_LIMITS\_HIGH\_THLD, respectively. User can also specify the number of consecutive overlimit samples for detection.

The INSTR\_USER\_IRQ flag is set when the sequencer reads the next instruction with the NEXT\_USER\_IRQ bit set in the channel SEQ\_NEXT\_INST register and finishes the execution of that instruction.

The INSTR ERR flag is set during various events that are not part of the instruction. An instruction error writes a debug error code in the channel register map so that it can be read by the host. Codes include malformed instruction and division by zero.

The INSTR\_MODE\_TRANS flag is set upon detection of a mode transition, such as a constant current to constant voltage transition.

### *Table 7. Sequencer Flags*



#### <span id="page-19-0"></span>*Table 7. Sequencer Flags*



## **GLOBAL REGISTER SETTINGS**

The following global register settings list sits outside of the channel register map, and these settings affect all four channels:

- ► PWM and loop update rate, which is common for all changes, and the rates can be configured for 500 kHz, 250 kHz, 125 kHz, and 62.5 kHz.
- ► Configuration of channels for parallel operation.
- ► Interrupt controller settings.
- ► Auxiliary ADC configuration and readout.

# **CHANNEL STATIC SETTINGS**

The channel static settings that follow are registers that reside in each of the channel register maps, but these settings are not controllable per instruction.

- $\blacktriangleright$  Slew rate settings (the enable bit is in the instruction)
- ► Measurement overlimit thresholds (hard limits that automatically turn-off the channel)
- ► PWM automatic asynchronous mode transition thresholds
- ► Digital signal processor (DSP) datapath settings follow:
	- ► Readout filter decimation rate
	- ► Numerically controlled oscillator (NCO)
	- ► Frequency response analysis (FRA) demodulator

## **INSTRUCTION SET ARCHITECTURE**

The instructions that can be programmed into the channel sequencer follow. The word size in memory is 16 bits wide. Each instruction has one word as the header and zero or more words as the payloads.

To simplify register diagrams, 16-bit words are drawn into two rows describing the lower 8 bits first and the higher 8 bits second.

Bits marked with the X mean that the contents of those bits are do not care. It is recommended to write 0s in these bits.

Bits[1:0] of the header define the instruction, INST\_TYPE. Instructions include rest, stop, charge, or discharge.

CC and CV are bits in the header that represent a mode of operation for the charge or the discharge of the battery.

DISABLE\_VI\_LIMITS disables the use of VLIMIT or ILIMIT for determining instruction end conditions. This bit also disables flagging any voltage or current measurement overlimits.

PWM\_AUTO\_ASYNC\_ENABLE enables or disables the automatic PWM asynchronous mode transition based on current measurements.

TLIMIT\_MODE indicates whether the time limit is a normal end condition, or if this bit is a timeout error that, if reached, raises a flag.

SLEW\_EN enables a procedure in the charge or the discharge where either ISET or VSET targets are ramped.

GPIO\_VAL sets the value of the channel associated GPIOx. In a standard application, this associated GPIOx controls a switch that connects or disconnects the battery from the voltage regulator. A static register inside the channel register map determines which GPIOx that this GPIO\_VAL bit controls.

LOOP START, when set, represents the first instruction that is part of a loop. The hardware stores the address pointer. When set, the first word in the payload must be the number of iterations of the loop. The instruction sets the loop counter with this value if the internal loop counter is 0.

LOOP END, when set, represents the last instruction that is part of the loop. The loop counter decrements. If the new loop counter value is not 0, the program jumps to the first instruction of the loop.

The V SEL bit represents the two following options for feeding data into the V channel:

- ► Battery voltage measurement = 1'b0 means that the measurement is taken across the BVP\_x and BVN\_x pins.
- $\triangleright$  Capacitor voltage measurement = 1'b1 means that the measurement is taken across the CVS\_x and BVN\_x pins.

PID\_COEF\_SET represents the different options for the PID coefficients. It is desirable to reserve one set for the start-up procedure when the battery is not connected, and another set for the charge or discharge instructions.

USER\_IRQ makes the instruction raise a user-defined interrupt at instruction completion.

#### <span id="page-20-0"></span>*Table 8. Instruction Header*



# **Halt**

Halt is coded with INST\_TYPE = 2'b00.

This instruction halts the program thus raising the channel SEQ DONE flag in automatic mode. The program pointer is not advanced. The PWM (DHx/DLx) outputs are overridden with a logic low level.

There is no payload associated with the halt instruction.

# **Rest**

Rest is coded with INST\_TYPE = 2'b01.

During a rest instruction, the PID output is held for the duration of TLIMIT to have it ready for the following instruction. The PWM outputs are overridden with a logic low level. GPIO VAL can be used to disconnect the battery. The channels can also be used as a data acquisition system for taking voltage and current measurements during this instruction.

The rest instruction payload is shown in Table 9. Note that TLIMIT is a required parameter. A LOOP CNT value is needed if LOOP\_START is set. In automatic mode only, LOOP\_CNT (8-bit count) must be included if the LOOP\_START bit is set in the instruction. A later instruction with the LOOP\_END bit set determines the end of the list of instructions that get repeated in the loop.

#### *Table 9. Rest Instruction Payload*



# **Charge and Discharge Operation**

This instruction is the main purpose of the ADBT1002 and controls the charge or discharge of the battery.

The payload depends on which bitfields are enabled in the header.

# *Table 10. Charge and Discharge Instruction Payload*

The DHx and DLx outputs are active and based on the control loop.

The VLIMIT\_DELTA and VSET\_DELTA bits tell whether VLIMIT or VSET are based on the last V channel measurement.



<sup>1</sup> See the [Instruction Set Architecture](#page-19-0) section and [Table 8](#page-20-0) for additional information on this row.

 $^2$  In automatic mode only, LOOP\_CNT (8-bit count) must be included if the LOOP\_START bit is set in the instruction. A later instruction with the LOOP\_END bit set determines the end of the list of instructions that get repeated in the loop.

# <span id="page-23-0"></span>**SEQUENCER OPERATION EXAMPLE**

To highlight how limits and setpoints interact, a constant current to constant voltage charge example description follows.

# **Constant Current to Constant Voltage Charge Operation**

Figure 7 demonstrates the ISET, VSET, ILIMIT, and VLIMIT usage in a constant current to constant voltage charge operation. ISET and VSET are the target constant current and constant voltage values, respectively. ILIMIT is the battery current level that signifies the end of the constant voltage portion of the charge cycle. VLIMIT is the minimum battery voltage level before the constant voltage loop can compete for control with the constant current loop.



*Figure 7. Constant Current to Constant Voltage Operation*

The charge operation starts at  $t_0$ . The charge current is 0, and the battery voltage is an open-circuit voltage at the start. From  $t_0$  to  $t_1$ , only the constant current loop is in control.  $t_1$  is where the battery voltage exceeds VLIMIT. Without VLIMIT, the charge can stop prematurely because the initial battery current at start is 0, which is less than ILIMIT. From  $t_1$  to  $t_2$ , both the constant current and the constant voltage loops are competing for control. The loop with the lowest error is in control. At  $t_2$ , control transitions from constant current to constant voltage loop. Note that the error between the battery voltage and VSET is 0. From  $t_2$  to  $t_3$ , the constant voltage loop is in control, and the charge current decreases. At  $t_3$ , the charge current reaches ILIMIT. In manual sequencer mode, an INSTR\_DONE flag generates that can in turn generate an interrupt request. The host must service the interrupt request and either stop the instruction or start a new one. Otherwise, in manual mode, the current instruction keeps executing. In semiautomatic mode, if another instruction is preloaded, it starts executing when the current instruction limit is reached. Otherwise, with no preloaded next instruction, the same operation continues execution as manual mode. In either case, an INSTR\_DONE flag is set that can be used to generate a host interrupt. In automatic mode, the next instruction in the sequence executes.

#### <span id="page-24-0"></span>*Table 11. Register Block Summary*



Table 11 shows the various ADBT1002 register blocks and their starting address. The SPI\_SLV\_CTRL block contains a set of registers used to configure the SPI port and communications protocol.

#### *Table 12. SPI\_SLV\_CTRL (SPI\_SLV\_CTRL) Register Summary*

The SYSTEM\_CTRL block contains a set of global registers. These include system configuration, auxiliary ADC configuration, auxiliary ADC data readback, multichannel configuration, and interrupt management.

The ADC CTRL block contains a few registers used to enable the auxiliary ADC channels and to enable the current excitation for the external temperature measurement.

Each of the four CHANNEL\_CTRLx blocks contain the same set of registers, whose addresses are offset by 0x0200 from channel to channel. These individual channel blocks configure channel sequencer operations, diagnostics configuration, and data readback.

The CHANNEL\_MEMx blocks do not contain any registers. Instead, these blocks each include 128 16-bit locations to store sequencer configuration parameters when automatic mode operation is selected.











# *Table 13. SYSTEM\_CTRL (MISC\_CTRL\_DIG) Register Summary*



#### *Table 14. ADC\_CTRL (ADC\_COMMON\_SETTINGS) Register Summary*





















# <span id="page-36-0"></span>**HOST SPI INTERFACE DETAILS**

## **SPI OVERVIEW**

The host communicates with the ADBT1002 through a SPI port. The SPI port supports both 3-wire (with a single bidirectional data signal) and traditional 4-wire interfaces (default). These interfaces are selectable through configuration of the INTERFACE\_CONFIG register.

SPI\_SCK functions as a serial shift clock and is generated by the host. The default clock polarity (CPOL) and clock phase (CPHA) are both 0. The rising edge of SPI\_SCK is used to latch data from the host while the falling edge latches data to the host. The maximum clock rate is 16 MHz.

SPI\_SDIO is a data input pin in 4-wire mode and a bidirectional data pin in 3-wire mode.

SPI\_SDO is the data output only pin used in 4-wire-mode. Note that MSB first is the default mode, but LSB first can also be configured.

SPI\_CS is an active low SPI chip select signal. A low going assertion starts a read or write operation. Data streaming can also be accommodated with automatic register address increment (default) or decrement.

Additional SPI port features include cyclic redundancy check (CRC) and address looping. The latter allows streaming over a limited range of consecutive register addresses.

# **COMMUNICATIONS PROTOCOLS**

All transfers are done with 16-bit words. The first 16-bit word of each transaction (instruction phase) consists of a 15-bit register address and a R/W bit. The MSB R/W bit is 0 for a write and a 1 for a read.

## **Basic Read Operation**

The instruction phase is performed in the first 16-bit word transfer. The R/W bit, which is the MSB during the instruction phase shown in Figure  $8$ , is set to 1 for a read operation. The other 15 bits specify the register address. The next 16-bit transfer from the host specifies the number of consecutive 16-bit reads to perform. For a single 16-bit register read, this field is set to 0 or 1. Starting on the 33rd SPI\_SCLK, data is read out. If the number of reads is 2 or more, SPI CS must be asserted beyond the three basic single word 16-bit transfers through the total number requested.



*Figure 8. Basic 4-Wire Read Operation*

# **HOST SPI INTERFACE DETAILS**

### **Basic Write Operation**

Timing for basic write operation is shown in Figure 9. The R/W bit in the instruction phase is 0 for a write operation. The 16-bit data to be written to immediately follows the 16-bit instruction

phase. Additional data can be written by keeping SPI\_CS asserted while clocking in additional 16-bit words. The data is transferred to sequential register addresses.



*Figure 9. Basic 4-Wire Write Operation*

# <span id="page-38-0"></span>**CALIBRATION**

## **Facilitate System Calibration**

The ADBT1002 supports a means to facilitate a system calibration, which includes registers for each ADC channel to include offset and gain scaling calibration data. The user can provide external stimulus, measure the results, and calculate the requisite offset and gain scaling values over several temperature points. These values can then be user programmed into the ADC calibration registers. These values can then be used to compensate for system errors over a specific temperature range.

### **DIAGNOSTICS**

# **Support DC Internal Resistance (DCIR) Measurement**

DCIR measurement is supported indirectly via accurate measurement of the battery voltage. The external controller must store data samples, monitor current step changes, determine when the RC time constant is complete, and estimate the voltage difference.

### $D CIR = \Delta V/\Delta I$

During this measurement, the output data rate can be increased to capture the transient response.

# **OPERATING USE CASES**

### **4-Channel Independent Use Case**

For the 4-channel independent use case, each channel conducts a separate and independent measurement of the battery voltage and current, and has independent control of the same. In addition, each channel has independently programmable voltage and current setpoints.



*Figure 10. 4-Channel Independent Use Case*

# <span id="page-40-0"></span>**Two Parallel—Two Independent Channels Use Case**

This use case has two of the four channels operating in parallel for increased current capacity, and the other two channels are configured as independent channels. Each channel conducts separate and independent measurement of the battery voltage and current, and has independent control of the same. Each of the two independent channels have independently programmable voltage

and current setpoints. However, with the two parallel channels, the master channel (Channel A) uses both the voltage and current setpoints, while the slave parallel channel uses only the current setpoint. The current setpoint is provided automatically from the master channel current measurement so that it tracks properly. The host must program the master channel current setpoint with half of the total desired current.



*Figure 11. Two Parallel—Two Independent Channels Use Case*

# <span id="page-41-0"></span>**Four Channels in Parallel Use Case**

This use case has all four channels operating in parallel for increased current capacity. Each channel conducts separate and independent measurement of the battery voltage and current, and has independent control of the same. The master channel

(Channel A) uses both the voltage and current setpoints, while the slave parallel channels use only the current setpoint. The current setpoint is provided automatically from the master channel current measurement so that it tracks properly. The host must program the master channel current setpoint with  $\frac{1}{4}$  of the total desired current.



*Figure 12. Four Channels in Parallel Use Case*

# <span id="page-42-0"></span>**Precharge Operation**

BVP\_x

When connecting a cell to the power stage, there is a chance of a large current surge as a charge flows from the cell to the uncharged output capacitor (C1 in Figure 13). The ADBT1002 supports measurement of both the battery voltage (BVN\_x and BVP  $x$ ) and the power stage output capacitor voltage (CVS  $x$ ). These measurements allow users to precharge C1 to the potential of the battery before closing the isolation switches (Q3 and Q4).

BVP\_x

This results in little to no current flowing upon connection of the battery to the power stage.

A GPIOx pin can be configured to provide control of the isolation switches.

Measurement of both the cell and output capacitor voltages is available via the SPI port and a set of memory mapped registers. Use the VSET bit to control of the output capacitor voltage.



*Figure 13. Precharge Function Diagram*

 $013$