

3-Channel, Sigma-Delta ADC with SPI

Data Sheet **[ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf)**

FEATURES

One [\(ADE7903\)](http://www.analog.com/ade7903?doc=ade7903.pdf) 24-bit, Σ-Δ ADC (simultaneously sampling with three [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) ADCs) On-chip temperature sensor 4-wire SPI serial interface Standalone 24-bit, Σ-Δ ADC Up to four [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) and [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) devices clocked from a single crystal or an external clock Synchronization of multipl[eADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) an[dADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) devices ±31.25 mV peak input range for current channel ±500 mV peak input range for voltage channels Single 3.3 V supply

20-lead, wide body SOIC package

Operating temperature: −40°C to +85°C

APPLICATIONS

3-phase shunt-based polyphase meters with neutral channel measurement Single-phase meters Power quality monitoring Solar inverters Process monitoring Standalone ADCs Protective devices Isolated sensor interfaces Industrial programmable logic controllers (PLCs)

GENERAL DESCRIPTION

The [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) is a nonisolated, 3-channel, Σ-Δ analog-to-digital converter (ADC) for the neutral line of polyphase energy metering applications using shunt current sensors. The [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) can also be used for single-phase energy metering and other standalone ADC applications. Th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) features three 24-bit ADCs. The current ADC provides a 67 dBFS signal-to-noise ratio (SNR) over a 3.3 kHz signal bandwidth, whereas the voltage ADCs provide an SNR of 72 dBFS over the same bandwidth. One channel is dedicated to measuring the voltage across a shunt when the shunt is used for current sensing. Up to two additional channels are dedicated to measuring voltages, which are usually sensed using resistor dividers. One voltage channel can be used to measure the temperature of the die via an internal sensor. Th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) includes three channels: one current channel and two voltage channels.

Together with the [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913,](http://www.analog.com/ade7913?doc=ade7903.pdf) the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) provides a small form factor, 3-phase isolated solution with a neutral

Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADE7903.pdf&product=ADE7903&rev=0) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registered trademarks are the property of their respective owners.

measurement. The three phases are isolated wit[h ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) devices, while the neutral line is not isolated with the [ADE7903.](http://www.analog.com/ade7903?doc=ade7903.pdf)

The [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) configuration and status registers are accessed via a bidirectional SPI serial port for easy interfacing with microcontrollers.

The [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) can be clocked from a crystal or an external clock signal. To minimize the system bill of materials, the master [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) can drive the clocks of up to three additional [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) o[r ADE7903 d](http://www.analog.com/ade7903?doc=ade7903.pdf)evices.

Multipl[e ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) an[d ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices can be synchronized to sample at the same moment and provide coherent outputs. Th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) can also be used individually as a standalone ADC.

The [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) is available in a 20-lead, Pb-free, wide body SOIC package.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. ©2014 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com**

ADE7903

TABLE OF CONTENTS

REVISION HISTORY

12/14-Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAM

SPECIFICATIONS

VDD = 3.3 V ± 10%, GND = 0 V, on-chip reference, XTAL1 = 4.096 MHz, T_{MIN} to T_{MAX} = -40°C to +85°C, T_A = 25°C (typical), unless otherwise noted.

Table 1.

Data Sheet **ADE7903**

¹ See the Terminology section for a definition of the parameters.
² CLKIN is the internal clock of th[e ADE7903.](http://www.analog.com/ADE7903?doc=ADE7903.pdf) It is the frequency at which the device is clocked at the XTAL1 pin.

³ XTAL1/XTAL2 total capacitances refer to the net capacitances on each pin. Each capacitance is the sum of the parasitic capacitance at the pin and the capacitance of the ceramic capacitor connected between the pin and GND. See the [ADE7903](#page-19-0) Clock section for more details.

⁴ CLKOUT delay from XTAL1 is the delay that occurs from a high to low transition at the XTAL1 pin to a synchronous high to low transition at the CLKOUT/DREADY pin when CLKOUT functionality is enabled.

⁵ Supply current specified with the two VDD pins connected externally from the same power supply (see th[e Pin Configuration and Function Descriptions](#page-7-0) section).

TIMING CHARACTERISTICS

VDD = 3.3 V ± 10%, GND = 0 V, on-chip reference, CLKIN = 4.096 MHz, T_{MIN} to T_{MAX} = -40°C to +85°C.

Table 2. SPI Interface Timing Parameters

¹ Minimum and maximum specifications are guaranteed by design.

Figure 4. Load Circuit for Timing Specifications

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

¹ Analog Devices, Inc., recommends that reflow profiles used in soldering RoHS compliant devices conform to J-STD-020D.1 from JEDEC. Refer to JEDEC for the latest revision of this standard.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{IA} and θ_{IC} are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 5. Pin Configuration

Table 5. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 6. Current Channel Fast Fourier Transform (FFT), ±31.25 mV, 50 Hz Pseudo Differential Input Signal, ADC_FREQ = 8 kHz, BW = 3300 Hz

Figure 7. Current Channel FFT, ±31.25 µV, 50 Hz Pseudo Differential Input Signal, ADC_FREQ = 8 kHz, BW = 3300 Hz

Figure 8. Voltage Channel V1 FFT, ±500 mV, 50 Hz Pseudo Differential Input Signal, ADC_FREQ = 8 kHz, BW = 3300 Hz

Figure 9. Voltage Channel V1 FFT, ±500 µV, 50 Hz Pseudo Differential Input Signal, ADC_FREQ = 8 kHz, BW = 3300 Hz

Figure 10. Voltage Channel V2 FFT, ±500 mV, 50 Hz Pseudo Differential Input Signal, ADC_FREQ = 8 kHz, BW = 3300 Hz

Figure 11. Voltage Channel V2 FFT, ±500 µV, 50 Hz Pseudo Differential Input Signal, ADC_FREQ = 8 kHz, BW = 3300 Hz

Figure 12. Cumulative Histogram of the Current Channel ADC Gain Temperature Coefficient for Temperatures Between −40°C and +25°C

Figure 13. Cumulative Histogram of the Current Channel ADC Gain Temperature Coefficient for Temperatures Between 25°C and 85°C

Figure 14. Cumulative Histogram of the Voltage Channel V1 ADC Gain Temperature Coefficient for Temperatures Between −40°C and +25°C

Figure 15. Cumulative Histogram of the Voltage Channel V1 ADC Gain Temperature Coefficient for Temperatures Between 25°C and 85°C

Figure 16. Cumulative Histogram of the Voltage Channel V2 ADC Gain Temperature Coefficient for Temperatures Between −40°C and +25°C

TEST CIRCUIT

Figure 18. Test Circuit

TERMINOLOGY

Pseudo Differential Signal Voltage Range Between IP and IM, V1P and VM, and V2P and VM Pins

This range represents the peak-to-peak pseudo differential voltage that must be applied to the ADCs to generate a full-scale response when the IM and VM pins are connected to GND. The IM and VM pins are connected to GND using antialiasing filters (see [Figure 18\)](#page-10-1)[. Figure 19](#page-11-1) illustrates the input voltage range between IP and IM[. Figure 20](#page-11-2) illustrates the input voltage range between V1P and VM and between V2P and VM.

Figure 19. Pseudo Differential Input Voltage Range Between IP and IM Pins

Figure 20. Pseudo Differential Input Voltage Range Between V1P and VM Pins and Between V2P and VM Pins

Maximum VM and IM Voltage Range

This range represents the maximum allowed voltage at the VM and IM pins relative to GND.

Crosstalk

Crosstalk represents leakage of signals, usually via capacitance between circuits. Crosstalk is measured in the current channel by setting the IP and IM pins to GND, supplying a full-scale alternate differential voltage between the V1P and VM pins and between the V2P and VM pins of the voltage channel, and measuring the output of the current channel. It is measured in the V1P voltage channel by setting the V1P and VM pins to GND, supplying a full-scale alternate differential voltage at the IP and V2P pins, and measuring the output of the V1P channel. Crosstalk is measured in the V2P voltage channel by setting the V2P and VM pins to GND, supplying a full-scale alternate differential voltage at the IP and V1P pins, and measuring the output of the V2P channel. The crosstalk is equal to the ratio between the grounded ADC output value and its ADC full-scale output value. The ADC outputs are acquired for 2 sec. Crosstalk is expressed in decibels.

Input Impedance to Ground (DC)

The input impedance to ground represents the impedance measured at each ADC input pin (IP, IM, V1P, V2P, and VM) with respect to GND.

ADC Offset Error

ADC offset error is the difference between the average measured ADC output code with both inputs connected to GND and the ideal ADC output code. The magnitude of the offset depends on the input range of each channel.

ADC Offset Drift over Temperature

The ADC offset drift is the change in offset over temperature. It is measured at −40°C, +25°C, and +85°C. The offset drift over temperature is computed as follows:

$$
Drift = \max \left[\left| \frac{Offset(-40) - Offset(25)}{Offset(25) \times (-40 - 25)} \right|, \left| \left| \frac{Offset(85) - Offset(25)}{Offset(25) \times (85 - 25)} \right| \right| \right]
$$

 $\overline{}$ $\overline{}$

1

Offset drift is expressed in ppm/°C.

Gain Error

The gain error in the ADCs represents the difference between the measured ADC output code (minus the offset) and the ideal output code when the internal voltage reference is used (see the [Analog-to-Digital Conversion](#page-13-2) section). The difference is expressed as a percentage of the ideal code. It represents the overall gain error of one current or voltage channel.

Gain Drift over Temperature

This temperature coefficient includes the temperature variation of the ADC gain and of the internal voltage reference. It represents the overall temperature coefficient of one current or voltage channel. With the internal voltage reference in use, the ADC gain is measured at −40°C, +25°C, and +85°C. Then, the temperature coefficient is computed as follows:

$$
Drift = \max \left[\left| \frac{Gain(-40) - Gain(25)}{Gain(25) \times (-40 - 25)} \right|, \left| \frac{Gain(85) - Gain(25)}{Gain(25) \times (85 - 25)} \right| \right]
$$

Gain drift is measured in ppm/°C.

Power Supply Rejection (PSR)

PSR quantifies the measurement error as a percentage of reading when the power supplies are varied. For the ac PSR measurement, a reading at nominal supplies (3.3 V) is taken when the voltage at the input pins is 0 V. A second reading is obtained with the same input signal levels when an ac signal (120 mV rms at 50 Hz or 100 Hz) is introduced onto the supply. Any error introduced by this ac signal is expressed as a percentage of the reading (power supply rejection ratio, PSRR). $PSR = 20log_{10} (PSRR)$.

For the dc PSR measurement, a reading at nominal supplies (3.3 V) is taken when the voltage between the IP and IM pins is 6.25 mV rms, and the voltages between the V1P and VM pins and between the V2P and VM pins are 100 mV rms. A second reading is obtained with the same input signal levels when the power supplies are varied by ±10%. Any error introduced is expressed as a percentage of the reading (PSRR). Then PSR = 20log10 (PSRR).

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The spectral components are calculated over a 2 sec window. The value for SNR is expressed in decibels relative to full scale (dBFS).

Signal-to-Noise-and-Distortion (SINAD) Ratio

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The spectral components are calculated over a 2 sec window. The value for SINAD is expressed in decibels relative to full scale (dBFS).

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of all harmonics (excluding the noise components) to the rms value of the fundamental. The spectral components are calculated over a 2 sec window. The value for THD is expressed in decibels relative to full scale (dBFS).

Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio of the rms value of the actual input signal to the rms value of the peak spurious component over the measurement bandwidth of the waveform samples. The spectral components are calculated over a 2 sec window. The value of SFDR is expressed in decibels relative to full scale (dBFS).

ADE7903 Data Sheet

THEORY OF OPERATION **ANALOG INPUTS**

The [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) has three analog inputs: one current channel and two voltage channels. The current channel has two fully differential voltage input pins, IP and IM, that accept a maximum differential signal of ±31.25 mV.

The maximum V_{IP} signal level is also \pm 31.25 mV. The maximum V_{IM} signal level allowed at the IM input is ± 25 mV. [Figure 21](#page-13-3) shows a schematic of the input for the current channel and its relation to the maximum IM pin voltage.

Figure 21. Maximum Input Level, Current Channel

12458-021

Note that the current channel is used to sense the voltage across a shunt. In this case, one pole of the shunt becomes the ground of the meter (se[e Figure 28\)](#page-17-2) and, therefore, the current channel is used in a pseudo differential configuration, similar to the voltage channel configuration (see [Figure 22\)](#page-13-4).

The voltage channel has two pseudo differential, single-ended voltage input pins: V1P and V2P. These single-ended voltage inputs have a maximum input voltage of ±500 mV with respect to VM. The maximum signal allowed at the VM input is ±25 mV[. Figure 22](#page-13-4) shows a schematic of the voltage channel inputs and their relation to the maximum VM voltage.

Figure 22. Maximum Input Level, Voltage Channels

ANALOG-TO-DIGITAL CONVERSION

The [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) has three second-order Σ - Δ ADCs. For simplicity, the block diagram i[n Figure 23](#page-13-5) shows a first-order Σ-Δ ADC. The converter is composed of the Σ - Δ modulator and the digital low-pass filter (LPF).

Figure 23. First-Order Σ-Δ ADC

A Σ-Δ modulator converts the input signal into a continuous serial stream of 1s and 0s at a rate determined by the sampling clock. In the [ADE7903,](http://www.analog.com/ade7903?doc=ade7903.pdf) the sampling clock is equal to CLKIN/4 $(1.024 \text{ MHz}$ when $CLKIN = 4.096 \text{ MHz}$. The 1-bit digital-toanalog converter (DAC) in the feedback loop is driven by the serial stream. The DAC output is subtracted from the input signal. If the loop gain is high enough, the average value of the DAC output (and, therefore, the bit stream) can approach that of the input signal level. For any given input value in a single sampling interval, the data from the 1-bit ADC is virtually meaningless. A meaningful result is obtained only when a large number of samples is averaged. This averaging is completed in the second part of the ADC, the digital low-pass filter, after the data is passed through the digital isolators. By averaging a large number of bits from the modulator, the low-pass filter can produce 24-bit data-words that are proportional to the input signal level.

The Σ-Δ converter uses two techniques to achieve high resolution from what is essentially a 1-bit conversion technique. The first technique is oversampling. Oversampling means that the signal is sampled at a rate (frequency) that is many times higher than the bandwidth of interest. For example, when CLKIN = 4.096 MHz, the sampling rate in the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) is 1.024 MHz, and the bandwidth of interest is 40 Hz to 3.3 kHz. Oversampling has the effect of spreading the quantization noise (noise due to sampling) over a wider bandwidth. With the noise spread more thinly over a wider bandwidth, the quantization noise in the bandwidth of interest is lowered, as shown in [Figure 24.](#page-13-6)

Figure 24. Noise Reduction Due to Oversampling and Noise Shaping in the Analog Modulator

However, oversampling alone is not sufficient to improve the SNR in the band of interest. For example, an oversampling factor of four is required to increase the SNR by a mere 6 dB (1 bit). To keep the oversampling ratio at a reasonable level, it is possible to shape the quantization noise so that the majority of the noise lies at the higher frequencies. Noise shaping is the second technique used to achieve high resolution. In the Σ-Δ modulator,

Data Sheet **ADE7903**

the noise is shaped by the integrator, which has a high-pass type response for the quantization noise. The result is that most of the noise is at higher frequencies where it can be removed by the digital low-pass filter. This noise shaping is shown in [Figure 24.](#page-13-6)

The bandwidth of interest is a function of the input clock frequency, the ADC output frequency (selectable by Bits[5:4] (ADC_FREQ) in the CONFIG register; see th[e ADC Output](#page-14-0) [Values](#page-14-0) section for details), and Bit 7 (BW) of the CONFIG register. When CLKIN is 4.096 MHz and the ADC output frequency is 8 kHz, if BW is cleared to 0 (the default value), the ADC bandwidth is 3.3 kHz. If BW is set to 1, the ADC bandwidth is 2 kHz. [Table 6](#page-14-1) shows the ADC output frequencies and the ADC bandwidth as a function of the input clock (CLKIN) frequency. Three cases are shown: one for CLKIN = 4.096 MHz, the typical clock input frequency value; one for CLKIN = 4.21 MHz, the maximum clock input frequency; and one for CLKIN = 3.6 MHz, the minimum clock input frequency.

Antialiasing Filter

[Figure 23](#page-13-5) also shows an analog low-pass filter (RC) on the input to the ADC. This filter is placed outside the [ADE7903,](http://www.analog.com/ade7903?doc=ade7903.pdf) and its role is to prevent aliasing. Aliasing is an artifact of all sampled systems, as shown i[n Figure 25.](#page-14-2) Aliasing refers to the frequency components in the input signal to the ADC that are higher than half the sampling rate of the ADC and appear in the sampled signal at a frequency below half the sampling rate. Frequency components above half the sampling frequency (also known as the Nyquist frequency, that is, 512 kHz) are imaged or folded back down below 512 kHz. This folding happens with all ADCs, regardless of the architecture. I[n Figure 25,](#page-14-2) only frequencies near the sampling frequency of 1.024 MHz move into the bandwidth of interest for metering, that is, 40 Hz to 3.3 kHz or 40 Hz to 2 kHz. To attenuate the high frequency noise (near 1.024 MHz) and prevent the distortion of the bandwidth of interest, a low-pass filter must be introduced. It is recommended that one RC filter with a corner frequency of 5 kHz be used for the attenuation to be sufficiently high at the sampling frequency of 1.024 MHz. The 20 dB per

decade attenuation of this filter is usually sufficient to eliminate the effects of aliasing.

ADC Transfer Function

All ADCs in th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) produce 24-bit signed output codes. With a full-scale input signal of 31.25 mV on the current channel and 0.5 V on the voltage channels, and with an internal reference of 1.2 V, the ADC output code is nominally 5,320,000 and usually varies for each [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) around this value. The code from the ADC can vary between 0x800000 (−8,388,608) and 0x7FFFFF (+8,388,607), which is equivalent to an input signal level of ±49.27 mV on the current channel and ±0.788 V on the voltage channels. However, for specified performance, do not exceed the nominal range of ± 31.25 mV for the current channel and ±500 mV for the voltage channels; ADC performance is guaranteed only for input signals within these limits.

ADC Output Values

The ADC output values are stored in three 24-bit signed registers, IWV, V1WV, and V2WV, at a rate defined by Bits[5:4] (ADC_FREQ) in the CONFIG register. The output frequency is 8 kHz (CLKIN/512), 4 kHz (CLKIN/1024), 2 kHz (CLKIN/2048), or 1 kHz (CLKIN/4096) based on ADC_FREQ being equal to 00, 01, 10, or 11, respectively, when CLKIN is 4.096 MHz.

The microcontroller reads the ADC output registers one at a time or in burst mode. See th[e SPI Read Operation](#page-19-2) section and th[e SPI](#page-20-0) [Read Operation in Burst Mode](#page-20-0) section for more information.

REFERENCE CIRCUIT

The nominal reference voltage at the REF pin is 1.2 V. This reference voltage is used for the ADCs in the [ADE7903.](http://www.analog.com/ade7903?doc=ade7903.pdf) Because the on-chip dc-to-dc converter cannot supply external loads, the REF pin cannot be overdriven by a standalone external voltage reference.

The voltage of the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) reference drifts slightly with temperature[. Table 1](#page-3-1) lists the gain drift over temperature specification of each ADC channel. This value includes the temperature variation of the ADC gain, together with the temperature variation of the internal voltage reference.

CRC OF ADC OUTPUT VALUES

Every output cycle, th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) computes the cyclic redundancy check (CRC) of the ADC output values stored in the IWV, V1WV, and V2WV registers. Bits[5:4] (ADC_FREQ) in the CONFIG register determine the ADC output frequency and, therefore, the update rate of the CRC. The CRC algorithm is based on the CRC-16-CCITT algorithm. The registers are introduced into a linear feedback shift register (LFSR) based generator one byte at a time, least significant byte first, as shown in [Figure 26.](#page-15-3) Each byte is then used with the MSB first. The 16-bit result is written in the ADC_CRC register.

Figure 27. LFSR Generator Used for ADC_CRC Calculation

[Figure 27](#page-15-4) shows how the LFSR works. The IWV, V1WV, and V2WV registers form the $[a_{71}, a_{70},..., a_0]$ bits used by the LFSR. Bit a_0 is Bit 7 of the first register to enter the LFSR; Bit a_{71} is Bit 16 of V2WV, the last register to enter the LFSR. The formulas that govern the LFSR are as follows:

 $b_i(0) = 1$, where $i = 0, 1, 2, \ldots, 15$, the initial state of the bits that form the CRC. Bit b_0 is the LSB, and Bit b_{15} is the MSB.

 g_i , where $i = 0, 1, 2, ..., 15$ are the coefficients of the generating polynomial defined by the CRC-16-CCITT algorithm as follows:

$$
G(x) = x^{16} + x^{12} + x^5 + 1
$$
 (1)

$$
g_0 = g_5 = g_{12} = 1 \tag{2}
$$

All other gi coefficients are equal to 0.

$$
FB(j) = a_{j-1} \text{ XOR } b_{15}(j-1)
$$
 (3)

$$
b_0(j) = FB(j) \text{ AND } g_0 \tag{4}
$$

 $b_i(j) = FB(j)$ AND g_i XOR $b_{i-1}(j-1)$, $i = 1, 2, 3, ..., 15$ (5)

Equation 3, Equation 4, and Equation 5 must be repeated for $j = 1, 2, \ldots, 72$. The value written into the ADC_CRC register contains Bit $b_i(72)$, $i = 0, 1, ..., 15$.

The ADC_CRC register can be read by executing an SPI register read access or as part of the SPI burst mode read operation. See the [SPI Read Operation](#page-19-2) and th[e SPI Read](#page-20-0) [Operation in Burst Mode](#page-20-0) sections for more details.

TEMPERATURE SENSOR

The [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) contains a temperature sensor that is multiplexed with the V2P input of the voltage channel. Bit 3 (TEMP_EN) of the CONFIG register selects what the third ADC of the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) measures. If the TEMP_EN bit is 0, its default value, the ADC measures the voltage between the V2P and VM pins. If the TEMP_EN bit is 1, the ADC measures the temperature sensor. In th[e ADE7903,](http://www.analog.com/ade7903?doc=ade7903.pdf) the conversion result is stored in the V2WV register. The time it takes for the temperature sensor measurement to settle after the TEMP_EN bit is set to 1 is 5 ms.

The expression used to calculate the temperature in the microcontroller, when Bit 7 (BW) in the CONFIG register is set to the default value of 0, is

```
temp = 
8.72101 \times 10^{-5} \times (V2WV + TEMPOS \times 2^{11}) - 306.47
```
where *temp* is the temperature value measured in degrees Celsius.

The gain value is different depending on the value of Bit 7 (BW) in the CONFIG register. When Bit 7 (BW) is set to 0, the gain used to convert the bit information provided by th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) into degrees Celsius has a default value of 8.72101 × 10−5°C/LSB; when Bit 7 (BW) is set to 1, this gain value is 9.26171×10^{-5} °C/LSB. The temperature measurement accuracy is ±5°C. TEMPOS is the 8-bit, signed, read-only register in which the temperature sensor offset is stored. The offset information is calculated during the manufacturing process, and it is stored with the opposite sign. For example, if the offset is 5, −5 is written into th[e ADE7903.](http://www.analog.com/ade7903?doc=ade7903.pdf) One LSB of the TEMPOS register is equivalent to 2¹¹ LSBs of the V2WV register.

Instead of using the default gain value, the gain can be calibrated as part of the overall meter calibration process. Measure the temperature, TEMP, of the [ADE7903,](http://www.analog.com/ade7903?doc=ade7903.pdf) read the V2WV register containing the temperature sensor reading of the [ADE7903,](http://www.analog.com/ade7903?doc=ade7903.pdf) and compute the gain as follows:

Temperature gain =
$$
\frac{TEMP}{V2WV + TEMPOS \times 2^{11}}
$$
 (6)

PROTECTING THE INTEGRITY OF CONFIGURATION REGISTERS

The configuration registers of the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) are either user accessible registers (CONFIG, SYNC_SNAP, COUNTER0, and COUNTER1) or internal registers. The internal registers are not user accessible, and they must remain at their default values. To protect the integrity of all configuration registers, a write protection mechanism is available.

By default, the write protection is disabled and the user accessible configuration registers can be written without restriction. When the protection is enabled, no writes to any configuration register are allowed. The registers can always be read, without restriction, independent of the write protection state.

To enable the protection, write 0xCA to the 8-bit lock register (Address 0xA). To disable the protection, write 0x9C to the 8-bit lock register. It is recommended that the write protection be enabled after the CONFIG register is initialized. If any user accessible register must be changed, for example, during the synchronization process of multipl[e ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) and [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices, disable the protection, change the value of the register, and then reenable the protection.

CRC OF CONFIGURATION REGISTERS

Every output cycle, th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) computes the CRC of the CONFIG and TEMPOS registers, as well as Bit 2 (IC_PROT) of the STATUS0 register, and Bit 7 of the STATUS1 register. The CRC algorithm is called CRC-16-CCITT. The 16-bit result is written in the CTRL_CRC register.

The input registers to the CRC circuit form a 64-bit array that is introduced bit by bit into an LFSR-based generator, similar to [Figure 26](#page-15-3) an[d Figure 27,](#page-15-4) one byte at a time, least significant byte first. Each byte is then processed with the MSB first.

The formulas that govern the LFSR are as follows:

 $b_i(0) = 1$, where $i = 0, 1, 2, ..., 15$, the initial state of the bits that form the CRC. Bit b_0 is the LSB, and Bit b_{15} is the MSB.

 g_i , where $i = 0, 1, 2, ..., 15$ are the coefficients of the generating polynomial defined by the CRC-16-CCITT algorithm in Equation 1 and Equation 2.

$$
FB(j) = a_{j-1} \text{ XOR } b_{15}(j-1)
$$
\n
$$
\tag{7}
$$

$$
b_0(j) = FB(j) \text{ AND } g_0 \tag{8}
$$

 $b_i(j) = FB(j)$ AND g_i XOR $b_{i-1}(j-1)$, $i = 1, 2, 3, ..., 15$ (9)

Equation 7, Equation 8, and Equation 9 must be repeated for $j = 1, 2, \ldots, 64$. The value written into the CTRL_CRC register contains Bit $b_i(64)$, i = 0, 1, ..., 15. Because eac[h ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) has a particular TEMPOS register value, eac[h ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) has a different CTRL_CRC register default value.

[ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) STATUS

The bits in the STATUS0 and STATUS1 registers of th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) characterize the state of the device.

If the value of the CTRL_CRC register changes, Bit 1 (CRC_STAT) in the STATUS0 register is set to 1. This bit clears to 0 when the STATUS0 register is read.

After the configuration registers are protected by writing 0xCA into the lock register, Bit 2 (IC_PROT) in the STATUS0 register is set to 1. It clears to 0 when the STATUS0 register is read, and it is set back to 1 at the next ADC output cycle.

At power-up, or after a hardware or software reset, the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) signals the end of the reset period by clearing Bit 0 (RESET_ON) in the STATUS0 register to 0.

If the ADC output values of IWV, V1WV, and V2WV are not read during an output cycle, Bit 3 (ADC_NA) in the STATUS1 register becomes 1. It clears to 0 when the STATUS1 register is read.

The STATUS0 and STATUS1 registers can be read by executing an SPI register read. STATUS0 can also be read as part of the SPI burst mode read operation. See th[e SPI Read Operation](#page-19-2) and the [SPI Read Operation in Burst Mode](#page-20-0) sections for more information.

12458-029

APPLICATIONS INFORMATION **[ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) IN POLYPHASE ENERGY METERS**

The [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) is designed for use in a 3-phase energy metering systems in which thre[e ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913 d](http://www.analog.com/ade7913?doc=ade7903.pdf)evices and one [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device are managed by a master device containing an SPI interface, usually a microcontroller.

Figure 28. Neutral Line with th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf)

[Figure 28 s](#page-17-2)hows how the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) inputs are connected on the neutral line of a 3-phase system. The neutral current is sensed using a shunt, and the voltage across the shunt is measured at the fully differential inputs, IP and IM.

A pole of the shunt is connected to the IM pin of th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) and becomes the ground, GND. Pin V1P and Pin VM are connected to the IM pin if they are not in use. The V1P and V2P voltage channels are used to measure auxiliary voltages. If V1P or V2P is not used, connect it to VM.

[Figure 29 s](#page-17-3)hows a block diagram of a 3-phase energy meter that uses three [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913 d](http://www.analog.com/ade7913?doc=ade7903.pdf)evices, on[e ADE7903 o](http://www.analog.com/ade7903?doc=ade7903.pdf)n the neutral line, and a microcontroller. One 4.096 MHz crystal provides the clock to th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) that senses the Phase A current and voltage. The [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) devices that sense the Phase B and Phase C currents and voltages and the [ADE7903 d](http://www.analog.com/ade7903?doc=ade7903.pdf)evice that senses the neutral current are clocked by a signal generated at the CLKOUT/DREADY pin of the [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913 t](http://www.analog.com/ade7913?doc=ade7903.pdf)hat is placed to sense the Phase A current and voltage. As an alternative configuration, the microcontroller can generate a 4.096 MHz clock to al[l ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913 a](http://www.analog.com/ade7913?doc=ade7903.pdf)nd [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices at the XTAL1 pin (see [Figure 30\)](#page-18-1). Note that the XTAL1 pin can receive a clock with a frequency within the 3.6 MHz to 4.21 MHz range, as specified in [Table 1.](#page-3-1)

The microcontroller uses the SPI port to communicate with the [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913 a](http://www.analog.com/ade7913?doc=ade7903.pdf)nd [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices. Four of its input/ output pins, CS_A, CS_B, CS_C, and CS_N, are used to generate the SPI CS signals. The SCLK, MOSI, and MISO pins of the microcontroller are directly connected to the corresponding SCLK, MOSI, and MISO pins of eac[h ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) device (se[e Figure 31\)](#page-18-2). To simplif[y Figure 29 t](#page-17-3)[o Figure 31,](#page-18-2) these connections are not shown.

Data Sheet **ADE7903**

Figure 30. Microcontroller Generating Clock to Thre[e ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) Devices and On[e ADE7903 D](http://www.analog.com/ade7903?doc=ade7903.pdf)evice

I[n Figure 30,](#page-18-1) the CLKOUT/DREADY pin of th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) used to sense the Phase C current and voltage is connected to the input/output pin of the microcontroller. CLKOUT/DREADY provides an active low pulse for 64 CLKIN cycles (15.625 μs at CLKIN = 4.096 MHz) when the ADC conversion data is available. It signals when the ADC outputs of al[l ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913 a](http://www.analog.com/ade7913?doc=ade7903.pdf)nd [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices become available and when the microcontroller starts to read them. See the [Synchronizing Multiple ADE7912/ADE7913 and ADE7903](#page-21-0) [Devices s](#page-21-0)ection for more information about synchronizing multiple [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) and [ADE7903 d](http://www.analog.com/ade7903?doc=ade7903.pdf)evices.

At power-up, or after a hardware or software reset, follow the procedure described in the [Power-Up Procedure for Systems](#page-23-3) [with Multiple Devices Using a Single Crystal s](#page-23-3)ection or the [Power-Up Procedure for Systems with Multiple Devices Using](#page-23-4) [Clock Generated from Microcontroller s](#page-23-4)ection to ensure that the [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913 a](http://www.analog.com/ade7913?doc=ade7903.pdf)nd [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices function appropriately.

Figure 31. SPI Connections Between Thre[e ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913 D](http://www.analog.com/ade7913?doc=ade7903.pdf)evices, One [ADE7903 D](http://www.analog.com/ade7903?doc=ade7903.pdf)evice, and a Microcontroller

[ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) IN SINGLE-PHASE ENERGY METERS

The [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) is also designed for use in a single-phase energy metering system in which one [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device or a[n ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) an[d ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913 c](http://www.analog.com/ade7913?doc=ade7903.pdf)ombination is managed by a master device containing an SPI interface, usually a microcontroller.

[Figure 32 s](#page-18-3)hows a block diagram of a single-phase energy meter that uses a[n ADE7903 o](http://www.analog.com/ade7903?doc=ade7903.pdf)n the phase and a microcontroller. One 4.096 MHz crystal provides the clock to th[e ADE7903 t](http://www.analog.com/ade7903?doc=ade7903.pdf)hat senses the phase current and voltage. Unlike the isolated solution, this setup means that th[e ADE7903 i](http://www.analog.com/ade7903?doc=ade7903.pdf)s floating at the line voltage. Other combinations of th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) and th[e ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) are possible in a single-phase application for monitoring both the phase and the neutral.

Figure 32. Single-Phase Energy Meter Using a[n ADE7903 D](http://www.analog.com/ade7903?doc=ade7903.pdf)evice

12458-032

12458-030

[ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) CLOCK

Provide a digital clock signal at the XTAL1 pin to clock the [ADE7903.](http://www.analog.com/ade7903?doc=ade7903.pdf) The frequency at which the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) is clocked at XTAL1 is called CLKIN. The [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) is specified for CLKIN = 4.096 MHz, but frequencies between 3.6 MHz and 4.21 MHz are acceptable.

Alternatively, a 4.096 MHz crystal with a typical drive level of 0.5 mW and an ESR of 20 Ω can be connected across the XTAL1 and XTAL2 pins to provide a clock source for the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) (se[e Figure 33\)](#page-19-3).

The total capacitance (TC) at the XTAL1 and XTAL2 pins is

TC = *C1* + *CP1* = *C2* + *CP2*

where:

C1 and *C2* are the ceramic capacitors between XTAL1 and GND and between XTAL2 and GND, respectively. *CP1* and *CP2* are the parasitic capacitors of the wires

connecting the crystal to the [ADE7903.](http://www.analog.com/ade7903?doc=ade7903.pdf)

The load capacitance (LC) of the crystal is equal to half the total capacitance because it is the capacitance of the series circuit composed by $C1 + CP1$ and $C2 + CP2$.

$$
LC = \frac{C1 + CP1}{2} = \frac{C2 + CP2}{2} = \frac{TC}{2}
$$

Therefore, the value of the C1 and C2 capacitors as a function of the load capacitance of the crystal is

$$
C1 = C2 = 2 \times LC - CP1 = 2 \times LC - CP2
$$

In the case of th[e ADE7903,](http://www.analog.com/ade7903?doc=ade7903.pdf) the typical total capacitance of the XTAL1 and XTAL2 pins is 40 pF (see [Table 1\)](#page-3-1). Select a crystal with a load capacitance of

$$
LC = \frac{TC}{2} = 20 \text{ pF}
$$

Assuming that the parasitic capacitances, CP1 and CP2, are equal to 20 pF, select the C1 and C2 capacitors equal to 20 pF.

Figure 33. Crystal Circuitry

SPI-COMPATIBLE INTERFACE

The SPI of the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) is the slave of the communication and consists of four pins: SCLK, MOSI, MISO, and CS. The serial clock for a data transfer is applied at the SCLK logic input. All data transfer operations synchronize to the serial clock. Data shifts into the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) at the MOSI logic input on the falling edge of SCLK, and th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) samples the data on the rising edge of SCLK. Data shifts out of th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) at the MISO logic output on the falling edge of SCLK and can be sampled by the master device on the rising edge of SCLK. The MSB of the word is shifted in and out first. The maximum and minimum serial clock frequencies supported by this interface are 5.6 MHz and 250 kHz, respectively. MISO stays in high impedance when no data is transmitted from the [ADE7903.](http://www.analog.com/ade7903?doc=ade7903.pdf) At power-up or during hardware or software reset, the microcontroller reads the STATUS0 register to detect when Bit 0 (RESET_ON) clears to 0. See [Figure 31](#page-18-2) for details of the connections between the SPI ports of three [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) devices and on[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device, and a microcontroller containing an SPI interface.

The \overline{CS} logic input is the chip select input. Drive the \overline{CS} input low for the entire data transfer operation. Bringing \overline{CS} high during a data transfer operation leaves the [ADE7903 r](http://www.analog.com/ade7903?doc=ade7903.pdf)egister that is the object of the data transfer unaffected; however, it aborts the transfer and places the serial bus in a high impedance state. A new transfer can then be initiated by returning the CS logic input to low.

SPI Read Operation

The read operation using th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) SPI interface is initiated when the master sets the CS pin low and begins sending one command byte on the MOSI line. The master places data on the MOSI line starting with the first high to low transition of SCLK.

The bit composition of the command byte is shown in [Table 7.](#page-19-4) Bits[1:0] are don't care bits, and they can have any value. The examples presented throughout this section show them set to 00. Bit 2 (READ_EN) determines the type of the operation. For a read, READ_EN must be set to 1. For a write, READ_EN must be cleared to 0. Bits[7:3] (ADDR) represent the address of the register to be read or written.

Data Sheet **ADE7903**

The [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) SPI samples data on the low to high transitions of SCLK. After th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device receives the last bit of the command byte on a low to high transition of SCLK, it begins to transmit its contents on the MISO line when the next SCLK high to low transition occurs; thus, the master can sample the data on a low to high SCLK transition. After the master receives the last bit, it sets the CS and SCLK lines high and the communication ends. The data lines, MOSI and MISO, go into a high impedance state[. Figure 34](#page-20-1) shows an 8-bit register read operation; 16-bit and 32-bit registers are read in the same manner.

SPI Read Operation in Burst Mode

Al[l ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) output registers (IWV, V1WV, V2WV, ADC_CRC, STATUS0, and CNT_SNAPSHOT) can be read in one of two ways: one register at a time (see th[e SPI Read](#page-19-2) [Operation](#page-19-2) section) or by reading multiple consecutive registers simultaneously in burst mode. Burst mode is initiated when the master sets the \overline{CS} pin low and begins sending the command byte (see [Table 7\)](#page-19-4) on the MOSI line with Bits[7:3] (ADDR) set to the IWV register address, 00000. This means a command byte set to 0x04. The master places data on the MOSI line starting with the first high to low transition of SCLK. The SPI of the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) samples data on the low to high transitions of SCLK. After the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device receives the last bit of the command byte on a low to high transition of SCLK, it begins to transmit the 24-bit IWV register on the MISO line when the next SCLK high to low transition occurs; thus, the master can sample the data on a low to high SCLK transition. After the master receives the last bit of the IWV register, th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device sends V1WV, which is placed at the next location, and continues in this manner until the master sets the CS and SCLK lines high and the communication ends. The data lines, MOSI and MISO, go into a high impedance state. Se[e Figure 35](#page-20-2) for details of the SPI read operation in burst mode.

If a register does not need to be read, for example, the 16-bit CNT_SNAPSHOT register, the master sets the CS and SCLK lines high after the STATUS0 register is received.

For example, if the IWV register is not required, but V1WV is, set the ADDR bits to the V1WV address, 00001, in the command byte, and execute the burst mode operation.

Figure 35. SPI Read Operation in Burst Mode

SPI Write Operation

The SPI write operation is initiated when the master sets the CS pin low and begins sending one command byte (see [Table 7\)](#page-19-4). Bit 2 (READ_EN) must be cleared to 0. The master places data on the MOSI line starting with the first high to low transition of SCLK. The SPI of th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) samples data on the low to high transitions of SCLK. Next, the master sends the 8-bit value of the register without losing any SCLK cycles. After the last bit is transmitted, at the end of the SCLK cycle, the master sets the $\overline{\text{CS}}$ and SCLK lines high, and the communication ends. The data lines, MOSI and MISO, go into a high impedance state. See [Figure 36](#page-20-3) for details of the SPI write operation.

Note that the SPI write operation can execute 8-bit writes only. The 16-bit synchronization counter register (composed of COUNTER0 and COUNTER1) is written by executing the write operation twice: the least significant byte is written first, followed by the most significant byte. See th[e Synchronizing](#page-21-0) [Multiple ADE7912/ADE7913](#page-21-0) and ADE7903 Devices section for details on the functionality controlled by the synchronization counter register.

Because the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) does not need to acknowledge a write command in any way, this operation can be broadcast to multiple [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) and [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices when the same register must be initialized with the same value.

After executing a write operation, it is recommended to read back the register to ensure that it was initialized correctly.

SYNCHRONIZING MULTIPLE [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) AN[D ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) DEVICES

The [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) and [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) allow the user to sample all currents and voltages simultaneously and to provide coherent ADC output samples, which is a highly desired feature in polyphase metering systems.

The ADE7903 [in Polyphase Energy Meters](#page-17-1) section describes how a polyphase energy meter containing multiple [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) an[d ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices can use one crystal to clock all th[e ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) an[d ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices. At power-up, only one [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) o[r ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device is clocked from the crystal, while the other devices are set to receive the clock from the CLKOUT/DREADY pin of the firs[t ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) device. This pin has DREADY functionality enabled by default. I[n Figure 29](#page-17-3) and [Figure 30,](#page-18-1) the [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) device on Phase A is clocked from the crystal or the microcontroller, and the CLKOUT/DREADY pin generates the DREADY signal. The othe[r ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) an[d ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices are clocked by the DREADY signal because the CLKOUT signal has not yet been received by their XTAL1 pins. The microcontroller enables CLKOUT functionality when Bit 0 (CLKOUT_EN) in the CONFIG register is set to 1. This operation ensures that the other [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) and [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices in the system receive the same clock as the [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) on Phase A and that all ADCs within all [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) and [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices in the system sample data at the same exact moment.

As an alternative to using one crystal, the microcontroller can generate a clock signal to the XTAL1 pins of every [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) an[d ADE7903,](http://www.analog.com/ade7903?doc=ade7903.pdf) ensuring precise ADC sampling synchronization (see [Figure 30\)](#page-18-1).

To configure all [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) an[d ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices in an energy meter to provide coherent ADC output samples, that is, samples obtained in the same output cycle, al[l ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) an[d ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices must have the same ADC output frequency and the outputs must be synchronized. Bits[5:4] (ADC_FREQ) in the CONFIG register select the ADC output frequency; therefore, they must be initialized to the same value (see th[e ADC Output Values](#page-14-0) section for more details).

To synchronize the ADC outputs, that is, to set al[l ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) an[d ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices to generate ADC outputs at the same exact moment, after power-up, the microcontroller must broadcast a write to the 8-bit SYNC_SNAP register with the value 0x01. Al[l ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) an[d ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices then start a new ADC output period simultaneously when Bit 0 (sync) of the SYNC_SNAP register is written. The sync bit clears itself to 0 after one CLKIN cycle.

As shown in [Figure 29](#page-17-3) an[d Figure 30,](#page-18-1) the CLKOUT/ DREADY pin of on[e ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) o[r ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) is connected to an I/O input of the microcontroller. Thi[s ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) or [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device has Bit 0 (CLKOUT_EN) in the CONFIG register set to the default value, 0, to enable the DREADY functionality. When the ADC output period starts, the CLKOUT/DREADY pin goes low for 64 CLKIN cycles (15.625 µs when $CLKIN = 4.096 MHz$, signaling that all ADC outputs from all [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) and [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices are available and the microcontroller must start reading them. It is recommended that the SPI read in burst mode be used to ensure that all data is read in the shortest amount of time.

For more information on the synchronization procedure of [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) devices, refer to th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) data sheet. The same synchronization procedure applies to the [ADE7903.](http://www.analog.com/ade7903?doc=ade7903.pdf)

POWER MANAGEMENT **POWER-UP AND INITIALIZATION PROCEDURES**

At power-up or after a hardware or software reset, execute the following steps for a microcontroller managing a system formed by one or multipl[e ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) an[d ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices.

Power-Up Procedure for Systems with a Single [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf)

For a standalone [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device managed by a microcontroller, the power-up procedure is as follows (se[e Figure 37\)](#page-22-2):

- 1. Connect a crystal between the XTAL1 and XTAL2 pins.
- 2. Supply VDD to the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device. To ensure that the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device starts functioning correctly, the supply must reach 3.3 V − 10% in fewer than 23 ms from approximately a 2.6 V level. Th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device starts to function.
- 3. To determine when th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device is ready to accept commands, read the STATUS0 register until Bit 0 (RESET_ON) is cleared to 0, which happens approximately 20 ms after th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) starts to function and indicates that th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) is fully functional using the default settings.
- 4. Initialize the CONFIG register.
- 5. Protect the user accessible and internal configuration registers by setting the lock register to 0xCA. See the [Protecting the Integrity of Configuration Registers](#page-16-0) section.
- 6. When the ADC conversion data is available, th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device begins generating a signal that is active low at the CLKOUT/DREADY pin for 64 CLKIN cycles (15.625 µs for CLKIN = 4.096 MHz). The DREADY functionality is enabled by default at the CLKOUT/DREADY pin.
- 7. The microcontroller reads the IWV, V1WV, V2WV, ADC_CRC, CNT_SNAPSHOT, and STATUS0 registers in SPI burst mode (see the [SPI Read Operation in Burst Mode](#page-20-0) section for more information).

Note that this power-up procedure also applies in the same way to systems that have multiple [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices, each clocked from its own crystal. Every [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device is powered up and started independently.

Figure 37. Power-Up Procedure for Systems with One or Multipl[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) an[d ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) Devices, Each Clocked from Its Own Crystal

Power-Up Procedure for Systems with Multiple Devices Using a Single Crystal

For polyphase energy meters using the [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) and [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices, shown in [Figure 29](#page-17-3) an[d Figure 30,](#page-18-1) in which a single crystal is used, see the [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) data sheet for additional details on the power-up procedure.

Power-Up Procedure for Systems with Multiple Devices Using Clock Generated from Microcontroller

For polyphase energy meters in which the microcontroller generates the clock signal used by al[l ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) and [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices (se[e Figure 30\)](#page-18-1), see th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) data sheet for additional details on the power-up procedure.

HARDWARE RESET

The [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) does not have a dedicated reset pin. Instead, while the SCLK pin is receiving the serial clock, the CS and MOSI pins can be kept low by executing a SPI broadcast write operation in which the lines are kept low for 64 SCLK cycles. This is equivalent to sending eight bytes equal to 0x00 to the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) to accomplish a hardware reset.

During a hardware reset, all the registers are set to their default values. This procedure can be done simultaneously for an [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device in a polyphase or single-phase energy meter. At the end of the reset period, th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) clears Bit 0 (RESET_ON) in the STATUS0 register to 0. At this point, follow one of the procedures described in th[e Power-Up and Initialization](#page-22-1) [Procedures](#page-22-1) section to initialize the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) correctly.

SOFTWARE RESET

Bit 6 (SWRST) in the CONFIG register manages the software reset functionality. The default value of this bit is 0. If this bit is set to 1, th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) enters the software reset state. In this state, all the internal registers are reset to their default values. When the software reset ends, Bit 6 (SWRST) in the CONFIG register clears automatically to 0, and Bit 0 (RESET_ON) in the STATUS0 register is cleared to 0. If the configuration registers are protected using a lock $= 0xCA$ register write, first unlock the registers by writing lock = 0x9C, and then write to the CONFIG register by setting Bit 6 (SWRST) to 1 to start a software reset. At this point, follow one of the procedures described in the [Power-Up and Initialization Procedures](#page-22-1) section to initialize the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) correctly.

POWER-DOWN MODE

If the microcontroller generates the clock to all [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) an[d ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices (see [Figure 30\)](#page-18-1), the current consumption can be reduced by shutting down the clock. The [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) stops functioning. When the clock is restarted, as a good programming practice, execute a hardware reset to restart the [ADE7903.](http://www.analog.com/ade7903?doc=ade7903.pdf)

In systems in which the CLKOUT/DREADY pin of one [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) device is used to clock other [ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) and [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices (se[e Figure 29](#page-17-3) an[d Figure 30\)](#page-18-1), lower current consumption of the [ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device can be achieved by clearing Bit 0 (CLKOUT_EN) in the CONFIG register to 0.

LAYOUT GUIDELINES

[Figure 18](#page-10-1) shows the test circuit of the [ADE7903.](http://www.analog.com/ade7903?doc=ade7903.pdf) The test circuit contains three [ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) devices and on[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) device together with the surrounding circuitry required to sense the phase current and voltages in a 3-phase system. Th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7903.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) an[d ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) devices are managed by a microcontroller using the SPI interface. The microcontroller is not shown in the schematic. For the layout of that schematic, refer to the Layout Guidelines section of th[e ADE7912](http://www.analog.com/ade7912?doc=ade7903.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7903.pdf) data sheet, in addition to the guidelines in this section for th[e ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) on the neutral channel.

[Figure 38](#page-24-3) an[d Figure 39](#page-24-4) show a proposed layout of the printed circuit board (PCB) with two layers that have the components placed on the top layer of the board only. Follow these layout guidelines to create a low noise design.

Figure 38. 2-Layer Circuit Board, Top Layer

Figure 39. 2-Layer Circuit Board, Bottom Layer

[ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) EVALUATION BOARD

The [EVAL-ADE7903EBZ](http://www.analog.com/EVAL-ADE7903EBZ?doc=ADE7903.pdf) evaluation board allows users to quickly evaluate the [ADE7903.](http://www.analog.com/ade7903?doc=ade7903.pdf) This evaluation board is used in conjunction with th[e EVAL-SDP-CB1Z](http://www.analog.com/EVAL-SDP-CB1Z?doc=ADE7903.pdf) system demonstration platform. Order both the [EVAL-ADE7903EBZ](http://www.analog.com/EVAL-ADE7903EBZ?doc=ADE7903.pdf) evaluation board and the system demonstration platform to evaluate the [ADE7903.](http://www.analog.com/ade7903?doc=ade7903.pdf) See the [EVAL-ADE7903EBZ](http://www.analog.com/EVAL-ADE7903EBZ?doc=ADE7903.pdf) product page for details.

[ADE7903](http://www.analog.com/ade7903?doc=ade7903.pdf) VERSION

Bits[2:0] (Version) in the STATUS1 register identify the version of the [ADE7903.](http://www.analog.com/ade7903?doc=ade7903.pdf)

REGISTER LIST

I[n Table 8](#page-25-1) to [Table 14,](#page-26-0) R means a register can be read, and W means a register can be written. U means an unsigned register, and S means a signed register in twos complement format.

¹ N/A means not applicable.

Table 9. CNT_SNAPSHOT Register (Address 0x7)

Table 11. STATUS0 Register (Address 0x9)

details on how CLKIN and the ADC output frequency influence the bandwidth selection.

Table 12. Lock Register (Address 0xA)

Table 13. SYNC_SNAP Register (Address 0xB)

Table 14. STATUS1 Register (Address 0xF)

 $\overline{}$