

FEATURES

IDD total: 7.5 mA Bandwidth RF/IF: 2.4 GHz/1.0 GHz 2.7 V to 3.3 V power supply Separate V_P allows extended tuning voltage Programmable dual modulus prescaler RF and IF: 8/9, 16/17, 32/33, 64/65 Programmable charge pump currents 3-wire serial interface Analog and digital lock detect Fastlock mode Power-down mode 20-lead TSSOP and 20-lead LFCSP packages

APPLICATIONS

Wireless handsets (GSM, PCS, DCS, DSC1800, CDMA, WCDMA) Base stations for wireless Radio (GSM, PCS, DCS, CDMA, WCDMA) Wireless LANS Cable TV tuners (CATV)

Dual Low Power PLL Frequency Synthesizer

Data Sheet **[ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf)**

GENERAL DESCRIPTION

The [ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) is a dual frequency synthesizer that can be used to implement local oscillators (LO) in the up-conversion and down-conversion sections of wireless receivers and transmitters. It can provide the LO for both the RF and IF sections. It consists of a low noise digital phase frequency detector (PFD), a precision charge pump, a programmable reference divider, programmable A and B counters, and a dual modulus prescaler $(P/P + 1)$. The A (6-bit) and B (12-bit) counters, in conjunction with the dual modulus prescaler ($P/P + 1$), implement an N divider ($N = BP +$ A). In addition, the 15-bit reference counter (R counter) allows selectable REF_{IN} frequencies at the PFD input. A complete phaselocked loop (PLL) can be implemented if the synthesizer is used with external loop filters and voltage controlled oscillators (VCOs).

Control of all the on-chip registers is via a simple 3-wire interface with 1.8 V compatibility. The devices operate with a power supply ranging from 2.7 V to 3.3 V and can be powered down when not in use.

Rev. E [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADF4212L.pdf&product=ADF4212L&rev=E)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to changewithout notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2002–2014 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

8/12—Rev. C to Rev D

11/10—Rev. B to Rev C

9/08—Rev. A to Rev B

3/03—Data Sheet changed from REV. 0 to REV. A

11/02—Revision 0: Initial Version

SPECIFICATIONS

 $V_{\text{DD}}1 = V_{\text{DD}}2 = 2.7 \text{ V}$ to 3.3 V; $V_{\text{P}}1$, $V_{\text{P}}2 = V_{\text{DD}}$ to 5.5 V; $\text{AGND}_{\text{RF}} = \text{DGND}_{\text{RF}} = \text{AGND}_{\text{IF}} = \text{DGND}_{\text{IF}} = 0 \text{ V}$; $T_A = T_{\text{MIN}}$ to T_{MAX} , unless otherwise noted; dBm referred to 50 $\Omega.$

¹ Operating temperature range is as follows: B version: −40°C to +85°C.

² The B chip specifications are given as typical values.

³ This is the maximum operating frequency of the CMOS counters. The prescaler value should be chosen to ensure that the RF input is divided down to a frequency less than this value.

⁴ Guaranteed by design. Sample tested to ensure compliance.

 $5 T_A = 25^{\circ}$ C. RF = 1 GHz; prescaler = 32/33. IF = 500 MHz; prescaler = 16/17.

 $V_{\text{DD}}1 = V_{\text{DD}}2 = 2.7 \text{ V}$ to 3.3 V; $V_{\text{P}}1$, $V_{\text{P}}2 = V_{\text{DD}}$ to 5.5 V; $AGND_{\text{RF}} = DGND_{\text{RF}} = AGND_{\text{IF}} = DGND_{\text{IF}} = 0 \text{ V}$; $T_A = T_{\text{MIN}}$ to T_{MAX} , unless otherwise noted; dBm referred to 50 V.

Table 2.

¹ Operating temperature range is as follows: B version: −40°C to +85°C.

² The B Chip specifications are given as typical values.

³ The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20logN (where N is the N divider value). Se[e Figure 9.](#page-8-1)

⁴ The phase noise is measured with the EVAL-ADF4212EB and the HP8562E spectrum analyzer. The spectrum analyzer provides the REFIN for the synthesizer $(f_{REFOUT} = 10 \text{ MHz at } 0 \text{ dBm}).$

 5 f_{REFIN} = 10 MHz; f_{PFD} = 200 kHz; offset frequency = 1 kHz; f_{IF} = 540 MHz; N = 2700; loop B/W = 20 kHz

 6 f_{REFIN} = 10 MHz; f_{PFD} = 200 kHz; offset frequency = 1 kHz; f_{RF} = 900 MHz; N = 4500; loop B/W = 20 kHz

 7 f_{REFIN} = 10 MHz; f_{PFD} = 200 kHz; offset frequency = 1 kHz; f_{RF} = 1750 MHz; N = 8750; loop B/W = 20 kHz

 8 f_{REFIN} = 10 MHz; f_{PFD} = 1 MHz; offset frequency = 1 kHz; f_{RF} = 2400 MHz; N = 9800; loop B/W = 20 kHz

TIMING CHARACTERISTICS

 $V_{\text{DD}}1 = V_{\text{DD}}2 = 2.6 \text{ V}$ to 3.3 V; $V_{\text{P}}1$, $V_{\text{P}}2 = V_{\text{DD}}$ to 5.5 V; $\text{AGND}_{\text{RF}} = \text{DGND}_{\text{RF}} = \text{AGND}_{\text{IF}} = \text{DGND}_{\text{IF}} = 0 \text{ V}$; $T_A = T_{\text{MIN}}$ to T_{MAX} , unless otherwise noted; dBm referred to 50 $\Omega.$

¹ Guaranteed by design but not production tested.

Figure 2. Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

¹ This device is a high performance RF integrated circuit with an ESD rating of <2 kV, and is ESD sensitive. Proper precautions should be taken for handling and assembly.

 2 GND = AGND = DGND = 0 V.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Figure 3. TSSOP Pin Configuration

Figure 4. LFCSP Pin Configuration

D $\frac{5}{2}$ $\frac{5}{2}$ $\frac{3}{2}$ $\frac{9}{2}$ $\frac{1}{6}$

Table 5. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 8. Reference Spurs, RF Side (1750 MHz, 200 kHz, 20 kHz)

Figure 10. Phase Noise, IF Side (540 MHz, 200 kHz/20 kHz)

Figure 11. Reference Spurs, IF Side (540 MHz, 200 kHz, 20 kHz)

Figure 12. Integrated Phase Noise (540 MHz, 200 kHz/20 kHz)

Figure 13. Phase Noise Referred to CP Output vs. PFD Frequency, RF Side

Figure 14. Phase Noise Referred to CP Output vs. PFD Frequency, IF Side

Figure 15. RF Charge Pump Output Characteristics

Figure 16. IF Charge Pump Output Characteristics

Data Sheet **ADF4212L**

Figure 17. RF Reference Spurs (200 kHz) vs. VTUNE (1750 MHz, 200 kHz, 20 kHz)

Figure 18. IF Reference Spurs (200 kHz) vs. VTUNE (1750 MHz, 200 kHz, 20 kHz)

Figure 19. RF Phase Noise vs. Temperature (1750 MHz, 200 kHz, 20 kHz)

Figure 20. IF Phase Noise vs. Temperature (540 MHz, 200 kHz, 20 kHz)

Figure 24. IF Spurs vs. Temperature

Figure 25. S Parameter Data for the RF Input

CIRCUIT DESCRIPTION **REFERENCE INPUT SECTION**

The reference input stage is shown i[n Figure 26.](#page-12-7) SW1 and SW2 are normally closed switches. SW3 is normally open. When power-down is initiated, SW3 is closed and SW1 and SW2 are opened. This ensures that there is no loading of the REF_{IN} pin on power-down.

Figure 26. Reference Input Stage

RF/IF INPUT STAGE

The RF/IF input stage is shown in [Figure 27.](#page-12-8) It is followed by a two-stage limiting amplifier to generate the current mode logic (CML) clock levels needed for the prescaler.

Figure 27. RF/IF Input Stage

PRESCALER (P/P + 1)

The dual-modulus prescaler $(P/P + 1)$, along with the A and B counters, enables the large division ratio, N, to be realized $(N =$ PB + A). The dual modulus prescaler, operating at CML levels, takes the clock from the RF/IF input stage and divides it down to a manageable frequency for the A and B CMOS counters in the RF and IF sections. The prescaler in both sections is programmable. It can be set in software to 8/9, 16/17, 32/33, or 64/65 (see [Table 9](#page-16-1) an[d Table 10\)](#page-17-1). It is based on a synchronous 4/5 core.

RF/IF A AND B COUNTERS

The A and B CMOS counters combine with the dual modulus prescaler to allow a wide ranging division ratio in the PLL feedback counter. The counters are specified to work when the prescaler output is 188 MHz or less. Thus, with an RF input frequency of 2.5 GHz, a prescaler value of 16/17 is valid, but a value of 8/9 is not valid.

PULSE SWALLOW FUNCTION

The A and B CMOS counters, in conjunction with the dual modulus prescaler, make it possible to generate output frequencies that are spaced only by the reference frequency divided by R. The equation for the VCO frequency is as follows:

$$
f_{VCO} = [(P \times B) + A] \times f_{REFIN}/R
$$

where:

fvco is the output frequency of external voltage controlled oscillator (VCO).

P is the preset modulus of the dual modulus prescaler (8/9, 16/17, and so on).

B is the preset divide ratio of the binary 12-bit counter (3 to 4095). *A* is the preset divide ratio of the binary 6-bit swallow counter (0 to 63).

fREFIN is the external reference oscillator frequency.

R is the preset divide ratio of the binary 15-bit programmable reference counter (1 to 32,767).

Figure 28. RF/IF A and B Counters

RF/IF R COUNTER

The 15-bit RF/IF R counter allows the input reference frequency to be divided down to produce the input clock to the phase frequency detector (PFD). Division ratios from 1 to 16,383 are allowed.

PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP

The PFD takes inputs from the R counter and N counter and produces an output proportional to the phase and frequency difference between them. [Figure 29 i](#page-13-4)s a simplified schematic. The PFD includes a fixed delay element that sets the width of the antibacklash pulse. This is typically 3 ns. This pulse ensures that there is no dead zone in the PFD transfer function and gives a consistent reference spur level.

MUXOUT AND LOCK DETECT

The output multiplexer on th[e ADF4212L a](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf)llows the user to access various internal points on the chip. The state of MUXOUT is controlled by P3, P4, P11, and P12 (see [Table 8 a](#page-15-1)n[d Table 10\)](#page-17-1). [Figure 30 s](#page-13-5)hows the MUXOUT section in block diagram form.

LOCK DETECT

MUXOUT can be programmed for two types of lock detect: digital lock detect and analog lock detect. Digital lock detect is active high. It is set high when the phase error on three consecutive phase detector cycles is less than 15 ns. It stays set high until a phase error of greater than 25 ns is detected on any subsequent PD cycle.

The N-channel open-drain analog lock detect should be operated with an external pull-up resistor of 10 kΩ nominal. When lock has been detected, it is high with narrow, low-going pulses.

Figure 30. MUXOUT Schematic

RF/IF INPUT SHIFT REGISTER

The [ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) digital section includes a 24-bit input shift register, a 15-bit IF R counter, and an 18-bit IF N counter (comprising a 6-bit IF A counter and a 12-bit IF B counter). Also present is a 15-bit RF R counter and an 18-bit RF N counter (comprising a 6-bit RF A counter and a 12-bit RF B counter). Data is clocked into the 24-bit shift register on each rising edge of CLK. The data is clocked in MSB first. Data is transferred from the shift register to one of four latches on the rising edge of LE. The destination latch is determined by the state of the two control bits (C2, C1) in the shift register. These are the two LSBs, DB1 and DB0, as shown in the timing diagram o[f Figure 2.](#page-4-1) The truth table for these bits is shown in [Table 6.](#page-13-6)

[Table 7](#page-14-0) shows a summary of how the latches are programmed.

Table 6. C2, C1 Truth Table

Control Bits		
		Data Latch
		IF R counter
		IF N counter (A and B)
	0	RF R counter
		RF N counter (A and B)

٦

٦

 \overline{a}

 \blacksquare

Table 7. Latch Summary

IF R COUNTER LATCH

IF N COUNTER LATCH

RF R COUNTER LATCH

 $\overline{}$

RF N COUNTER LATCH

IF R COUNTER LATCH

Table 8. IF R Counter Latch Map

IF N COUNTER LATCH

Table 9. IF N Counter Latch Map

RF R COUNTER LATCH

Table 10. RF R Counter Latch Map

RF N COUNTER LATCH

Table 11. RF N Counter Latch Map

PROGRAM MODES

[Table 8](#page-15-1) an[d Table 10](#page-17-1) show how to set up the program modes in the [ADF4212L.](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) The following should be noted:

- IF and RF analog lock detect indicate when the PLL is in lock. When the loop is locked and either IF or RF analog lock detect is selected, the MUXOUT pin shows a logic high with narrow, low-going pulses. When the IF/RF analog lock detect is chosen, the locked condition is indicated only when both IF and RF loops are locked.
- The IF counter reset mode resets the R, A, and B counters in the IF section and puts the IF charge pump into threestate mode. The RF counter reset mode resets the R, A, and B counters in the RF section and puts the RF charge pump into three-state. The IF and RF counter reset mode does both of the above. Upon removal of the reset bits, the A and B counters resume counting in close alignment with the R counter. (Maximum error is one prescaler output cycle.)
- The fastlock mode uses MUXOUT to switch a second loop filter damping resistor to ground during fastlock operation. Activation of fastlock occurs whenever RF CP gain in the RF reference counter is set to 1.

IF AND RF POWER-DOWN

It is possible to program th[e ADF4210](http://www.analog.com/ADF4210?doc=ADF4212L.pdf) family for either synchronous or asynchronous power-down on either the IF or RF side.

Synchronous IF Power-Down

Programming a 1 to P7 of th[e ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) initiates a powerdown. If P2 of the [ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) has been set to 0 (normal operation), a synchronous power-down is conducted. The device automatically puts the charge pump into three-state mode and completes the power-down.

Asynchronous IF Power-Down

If P2 of the [ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) has been set to 1 (the IF charge pump in three-state mode) and P7 is subsequently set to 1, an asynchronous power-down is conducted. The device goes into power-down on the rising edge of LE, which latches the 1 to the IF power-down bit (P7).

Synchronous RF Power-Down

Programming a 1 to P16 of the [ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) initiates a powerdown. If P10 of th[e ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) has been set to 0 (normal operation), a synchronous power-down is conducted. The device automatically puts the charge pump into three-state mode and then completes the power-down.

Asynchronous RF Power-Down

If P10 of th[e ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) has been set to 1 (the RF charge pump in three-state mode) and P16 is subsequently set to 1, an asynchronous power-down is conducted. The device goes into power-down on the rising edge of LE, which latches the 1 to the RF power-down bit (P16).

Activation of either synchronous or asynchronous power-down forces the IF/RF loop's R and A/B dividers to their load state conditions, and the IF/RF input section is debiased to a high impedance state.

The REF_{IN} oscillator circuit is disabled only if both the IF and RF power-downs are set.

The input register and latches remain active and are capable of loading and latching data during all power-down modes.

The IF/RF section of the device returns to normal powered-up operation immediately upon LE latching a 0 to the appropriate power-down bit.

IF SECTION

Programmable IF Reference (R) Counter

If Control Bits $[C2:C1] = 00$, the data is transferred from the input shift register to the 15-bit IF R counter. [Table 8](#page-15-1) shows the input shift register data format for the IF R counter and the divide ratios that are possible.

IF Phase Detector Polarity

P1 sets the IF phase detector polarity. When the IF VCO characteristics are positive, P1 should be set to 1. When the IF VCO characteristics are negative, it should be set to 0. See [Table 8.](#page-15-1)

IF Charge Pump Three-State

P2 puts the IF charge pump into three-state mode when programmed to a 1. It should be set to 0 for normal operation. See [Table 8.](#page-15-1)

IF Program Modes

[Table 8](#page-15-1) shows how to set up the program modes in the [ADF4212L.](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf)

IF Charge Pump Currents

IFCP2, IFCP1, and IFCP0 program the current setting for the IF charge pump. See [Table 8.](#page-15-1)

Programmable IF N Counter

If Control Bits $[C2:C1] = 01$, the data in the input register is used to program the IF N $(A + B)$ counter. The N counter consists of a 6-bit swallow counter (A counter) and 12-bit programmable counter (B counter)[. Table 9](#page-16-1) shows the input register data format for programming the IF A and B counters and the divide ratios possible.

IF Prescaler Value

P5 and P6 in the IF N counter latch set the IF prescaler values. See [Table 9.](#page-16-1)

IF Power-Down

[Table 9](#page-16-1) shows the power-down bits in the [ADF4212L.](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf)

IF Fastlock

The IF CP gain bit (P8) of the IF N counter latch register in the [ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) is the fastlock enable bit. Only when P8 is set to 1 is IF fastlock enabled. When fastlock is enabled, the IF CP current is set to the maximum value. Also, an extra loop filter damping resistor to ground is switched in using the FL_O pin, thus compensating for the change in loop characteristics while in fastlock. Because the IF CP gain bit is contained in the IF N counter, only one write is needed to both program a new output frequency and initiate fastlock. To come out of fastlock, the IF CP gain bit on the IF N counter latch register must be set to 0 (see [Table 9\)](#page-16-1).

RF SECTION

Programmable RF Reference (R) Counter

If Control Bits $[C2: C1] = 10$, the data is transferred from the input shift register to the 15-bit RF R counter[. Table 10](#page-17-1) shows the input shift register data format for the RF R counter and the divide ratios possible.

RF Phase Detector Polarity

P9 sets the IF phase detector polarity. When the RF VCO characteristics are positive, P9 should be set to 1. When they are negative, it should be set to 0 (se[e Table 10\)](#page-17-1).

RF Charge Pump Three-State

P10 puts the RF charge pump into three-state mode when programmed to a 1. It should be set to 0 for normal operation (see [Table 10\)](#page-17-1).

RF Program Modes

[Table 10](#page-17-1) shows how to set up the program modes in the [ADF4212L.](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf)

RF Charge Pump Currents

RFCP2, RFCP1, and RFCP0 program the current setting for the RF charge pump. Se[e Table 10.](#page-17-1)

Programmable RF N Counter

If Control Bits $[C2:C1] = 11$, the data in the input register is used to program the RF N $(A + B)$ counter. The N counter consists of a 6-bit swallow counter (A counter) and a 12-bit programmable counter (B counter)[. Table 11](#page-18-1) shows the input register data format for programming the RF N counter and the divide ratios that are possible.

RF Prescaler Value

P14 and P15 in the RF N counter latch set the RF prescaler values. Se[e Table 11.](#page-18-1)

RF Power-Down

[Table 11](#page-18-1) shows the power-down bits in th[e ADF4212L.](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf)

RF Fastlock

The RF CP gain bit (P17) of the RF N counter latch register in the [ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) is the fastlock enable bit. Only when P17 is set to 1 is IF fastlock enabled. When fastlock is enabled, the RF CP current is set to the maximum value. Also, an extra loop filter damping resistor to ground is switched in using the FL_O pin, thus compensating for the change in loop characteristics while in fastlock. Because the RF CP gain bit is contained in the RF N counter, only one write is needed to both program a new output frequency and initiate fastlock. To come out of fastlock, the RF CP gain bit on the RF N counter latch register must be set to 0. Se[e Table 11.](#page-18-1)

APPLICATIONS INFORMATION **LOCAL OSCILLATOR FORGSM HANDSET RECEIVER**

[Figure 31](#page-21-2) shows th[e ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) being used with a VCO to produce the required LOs for a GSM base station transmitter or receiver. The reference input signal is applied to the circuit at FREF_{IN} and, in this case, is terminated in 50 Ω . Typical GSM systems have a 13 MHz TCXO driving the reference input without any 50 Ω termination. To have a channel spacing of 200 kHz (the GSM standard), the reference input must be divided by 65, using the on-chip reference.

The RF output frequency range is 880 MHz to 915 MHz. The loop filter is designed to give a 20 kHz loop bandwidth. The filter is set up for a 5 mA charge pump current, and the VCO sensitivity is 12 MHz/V. The IF output is fixed at 540 MHz. The filter is again designed to have a bandwidth of 20 kHz, and the system is programmed to give channel steps of 200 kHz.

DECOUPLING CAPACITORS (22µF/10pF) ON V_{DD}, V_P OF THE ADF4212L AND ON V_{CC} OF THE VCOs
HAVE BEEN OMITTED FROM THE DIAGRAM TO AID CLARITY.

Figure 31. GSM Handset Receiver Local Oscillator Using th[e ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf)

WIDEBAND PLL

Many of the wireless applications for synthesizers and VCOs in PLLs are narrow band in nature. These applications include the various wireless standards such as GSM, DSC1800, CDMA, or WCDMA. In each of these cases, the total tuning range for the LO is less than 100 MHz. However, there are also wideband applications where the LO can have up to an octave tuning range. For example, cable television tuners have a total range of about 400 MHz[. Figure 32](#page-22-1) shows an application where the [ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) is used to control and program the Micronetics M3500-1324. The loop filter was designed for an RF output of 2100 MHz, a loop bandwidth of 40 kHz, a PFD frequency of 1 MHz, I_{CP} of 10 mA (2.5 mA synthesizer I_{CP} multiplied by the gain factor of 4), VCO K_D of 80 MHz/V (sensitivity of the M3500-1324 at an output of 2100 MHz), and a phase margin of 45 degrees.

In narrow-band applications, there is generally a small variation in output frequency (generally less than 10%) and a small variation in VCO sensitivity over the range (typically <10%). However, in wideband applications, both of these parameters have a much greater variation, which changes the loop bandwidth. This, in turn, can affect stability and lock time. By changing the programmable I_{CP}, it is possible to obtain compensation for these varying loop conditions and to ensure that the loop is always operating close to optimal conditions.

INTERFACING

The [ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) has a simple SPI-compatible interface for writing to the device. CLK, DATA, and LE control the data transfer. When latch enable (LE) goes high, the 22 bits that have been clocked into the input register on each rising edge of CLK are transferred to the appropriate latch. Se[e Figure 2](#page-4-1) for the timing diagram and [Table 6](#page-13-6) for the latch truth table.

The maximum allowable serial clock rate is 20 MHz. This means that the maximum update rate possible for the device is 909 kHz or one update every 1.1 μs, which is more than adequate for systems that have typical lock times in hundreds of microseconds.

[ADuC812](http://www.analog.com/ADuC812?doc=ADF4212L.pdf) Interface

[Figure 33](#page-23-2) shows the interface between th[e ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) and the [ADuC812](http://www.analog.com/ADuC812?doc=ADF4212L.pdf) MicroConverter®. Because th[e ADuC812](http://www.analog.com/ADuC812?doc=ADF4212L.pdf) is based on an 8051 core, this interface can be used with any 8051-based microcontroller. The microconverter is set up for SPI (serial port interface) master mode with CPHA = 0. To initiate the operation, the I/O port driving LE is brought low. Each latch of the [ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) needs a 24-bit word. This is accomplished by writing three 8-bit bytes from the microconverter to the device. When the third byte has been written, the LE input should be brought high to complete the transfer.

When first applying power to th[e ADF4212L,](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) four writes (one each to the R counter latch and the N counter latch for both the IF and RF sides) are required for the output to become active.

When operating in the mode described, the maximum SCLOCK rate of th[e ADuC812](http://www.analog.com/ADuC812?doc=ADF4212L.pdf) is 4 MHz. This means that the maximum rate at which the output frequency can be changed is 180 kHz.

[ADSP-2181](http://www.analog.com/ADSP-2181?doc=ADF4212L.pdf) Interface

[Figure 34](#page-23-3) shows the interface between th[e ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) and the [ADSP-21xx](http://www.analog.com/ADSP-21?doc=ADF4212L.pdf) digital signal processor. As previously described, the [ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) needs a 24-bit serial word for each latch write. The easiest way to accomplish this with th[e ADSP-21xx](http://www.analog.com/ADSP-21?doc=ADF4212L.pdf) family is to use the autobuffered transmit mode of operation with alternate framing. This provides a means for transmitting an entire block of serial data before an interrupt is generated. Set up the word length for eight bits and use three memory locations for each 24-bit word. To program each 24-bit latch, store the three 8-bit bytes, enable the autobuffered mode, and then write to the transmit register of the DSP. This last operation initiates the autobuffer transfer.

Figure 34[. ADSP-21xx](http://www.analog.com/ADSP-21?doc=ADF4212L.pdf) t[o ADF4212L](http://www.analog.com/ADF4212L?doc=ADF4212L.pdf) Interface

PCB DESIGN GUIDELINES FOR LEAD FRAME CHIP SCALE PACKAGE

The lands on the LFCSP (CP-20-6) are rectangular. The printed circuit board (PCB) pad for these should be 0.1 mm longer than the package land length and 0.05 mm wider than the package land width. The land should be centered on the pad. This ensures that the solder joint size is maximized. The bottom of the LFCSP has a central thermal pad.

The thermal pad on the PCB should be at least as large as the exposed pad. On the PCB, there should be a clearance of at least 0.25 mm between the thermal pad and the inner edges of the pad pattern. This ensures that shorting is avoided.

Thermal vias can be used on the PCB thermal pad to improve thermal performance of the package. If vias are used, they should be incorporated in the thermal pad at 1.2 mm pitch grid. The via diameter should be between 0.3 mm and 0.33 mm, and the via barrel should be plated with 1 oz copper to plug the via.

The user should connect the PCB thermal pad to PCB ground.

OUTLINE DIMENSIONS

Figure 36. 20-Lead Lead Frame Chip Scale Package [LFCSP_WQ] 4 mm × 4 mm Body, Very Very Thin Quad (CP-20-6) Dimensions shown in millimeters

08-16-2010-B

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

² CP-20-6 package was formerly CP-20-1 package.

NOTES