

2.5 V/3.3 V, 16-Bit, 2-Port **Level Translating, Bus Switch**

[ADG3247](https://www.analog.com/?doc=ADG3247.pdf)

FEATURES

225 ps Propagation Delay through the Switch 4.5 Ω Switch Connection between Ports Data Rate 1.244 Gbps 2.5 V/3.3 V Supply Operation **Selectable Level Shifting/Translation Small Signal Bandwidth 610 MHz Level Translation** 3.3 V to 2.5 V 3.3 V to 1.8 V 2.5 V to 1.8 V

38-Lead TSSOP Package

APPLICATIONS

3.3 V to 1.8 V Voltage Translation 3.3 V to 2.5 V Voltage Translation 2.5 V to 1.8 V Voltage Translation **Bus Switching Bus Isolation Hot Plug Hot Swap Analog Switching Applications**

GENERAL DESCRIPTION

The ADG3247 is a 2.5 V or 3.3 V 16-bit, 2-port digital switch. It is designed on Analog Devices' low voltage CMOS process, which provides low power dissipation yet gives high switching speed and very low on resistance, allowing inputs to be connected to outputs without additional propagation delay or generating additional ground bounce noise.

The ADG3247 is organized as dual 8-bit bus switches with separate bus enable $(\overline{\text{BEx}})$ inputs. This allows the device to be used as two 8-bit digital switches or one 16-bit bus switch. These bus switches allow signals to be switched when ON. In the OFF condition, signal levels up to the supplies are blocked.

This device is ideal for applications requiring level translation. When operated from a 3.3 V supply, level translation from 3.3 V inputs to 2.5 V outputs occurs. Similarly, if the device is operated from a 2.5 V supply and 2.5 V inputs are applied, the device will translate the outputs to 1.8 V. In addition to this, the ADG3247 has a level translating select pin ($\overline{\text{SEL}}$). When $\overline{\text{SEL}}$ is low, V_{CC} is reduced internally, allowing for level translation between 3.3 V inputs and 1.8 V outputs. This makes the device suited to applications requiring level translation between different supplies, such as converter to DSP/microcontroller interfacing.

FUNCTIONAL BLOCK DIAGRAM

PRODUCT HIGHLIGHTS

- 1. 3.3 V or 2.5 V supply operation
- 2. Extremely low propagation delay through switch
- 3. 4.5 Ω switches connect inputs to outputs
- 4. Level/voltage translation
- 5. 38-lead TSSOP package

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective o

ADG3247-SPECIFICATIONS¹ (V_{CC} = 2.3 V to 3.6 V, GND = 0 V, all specifications T_{MIN} to T_{MAX}, unless otherwise

NOTES

¹Temperature range is as follows: B Version: -40° C to $+85^{\circ}$ C.

²Typical values are at 25°C, unless otherwise stated.

³Guaranteed by design, not subject to production test.

⁴The digital switch contributes no propagation delay other than the RC delay of the typical R_{ON} of the switch and the load capacitance when driven by an ideal voltage source. Since the time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the digital switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side. $5P$ ropagation delay matching between channels is calculated from the on resistance matching and load capacitance of 50 pF.

⁶See Timing Measurement Information section.

 7 This current applies to the control pins ($\overline{\text{BEx}}$) only. The A and B ports contribute no significant ac or dc currents as they transition.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

 $(\mathrm{T_A} = 25^{\circ}\mathrm{C},$ unless otherwise noted.)

TSSOP Package

*Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

Table I. Pin Description

Table II. Truth Table

* $\overline{\text{SEL}}$ = 0 only when V_{DD} = 3.3 V ± 10%

PIN CONFIGURATION 38-Lead TSSOP

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG3247 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

TERMINOLOGY

Typical Performance Characteristics-ADG3247

TPC 1. On Resistance vs. Input Voltage

TPC 2. On Resistance vs. Input Voltage

TPC 3. On Resistance vs. Input Voltage

TPC 4. On Resistance vs. Input **Voltage for Different Temperatures**

TPC 5. On Resistance vs. Input **Voltage for Different Temperatures**

TPC 6. Pass Voltage vs. V_{CC}

TPC 7. Pass Voltage vs. V_{CC}

TPC 8. Pass Voltage vs. V_{cc}

TPC 9. I_{CC} vs. Enable Frequency

TPC 10. Output Low Characteristic

TPC 11. Output High Characteristic

TPC 12. Charge Injection vs. Source Voltage

TPC 13. Bandwidth vs. Frequency

TPC 14. Crosstalk vs. Frequency

TPC 16. Enable/Disable Time vs. Temperature

TPC 17. Enable/Disable Time vs. Temperature

TPC 15. Off Isolation vs. Frequency

TPC 18. Jitter vs. Data Rate; PRBS 31

TPC 19. Eye Width vs. Data Rate; PRBS 31

TPC 20. Eye Pattern; 1.244 Gbps, $V_{CC} = 3.3 V$, PRBS 31

TPC 21. Eye Pattern; 1 Gbps, $V_{CC} = 2.5 V, PRBS 31$

						20dB		
50.1mV/DIV 50ps/DIV $T_A = 25^{\circ}C$					ATTENUATION			
					$\rm V_{CC}$ = 3.3V $\overline{\text{SEL}}$ = 3.3V			
						V_{IN} = 2V p-p		

TPC 22. Jitter @ 1.244 Gbps, PRBS 31

TIMING MEASUREMENT INFORMATION

For the following load circuit and waveforms, the notation that is used is V_{IN} and V_{OUT} where

$$
V_{IN} = V_A \text{ and } V_{OUT} = V_B \text{ or } V_{IN} = V_B \text{ and } V_{OUT} = V_A
$$

Figure 2. Propagation Delay

NOTES
PULSE GENERATOR FOR ALL PULSES: $\sf{t}_R \leq 2.5$ ns, $\sf{t}_F \leq 2.5$ ns, $FREQUENCY \leq 10MHz.$

C_L INCLUDES BOARD, STRAY, AND LOAD CAPACITANCES

- Later State Library State Library Communication Contract of Court Republic R

Figure 1. Load Circuit

Test Conditions

Symbol	$V_{\text{CC}} = 3.3 V \pm 0.3 V$ (SEL = V_{CC}) $V_{\text{CC}} = 2.5 V \pm 0.2 V$ (SEL = V_{CC}) $V_{\text{CC}} = 3.3 V \pm 0.3 V$ (SEL = 0 V) Unit			
R_L	500	500	500	52
V_{Λ}	300	150	150	mV
C_{L}	50	30	30	pF
$V_{\rm T}$.	0.9	0.9	

Figure 3. Enable and Disable Times

Table III. Switch Position

BUS SWITCH APPLICATIONS

Mixed Voltage Operation, Level Translation

Bus switches can be used to provide an ideal solution for interfacing between mixed voltage systems. The ADG3247 is suitable for applications where voltage translation from 3.3 V technology to a lower voltage technology is needed. This device can translate from 3.3 V to 1.8 V, from 2.5 V to 1.8 V, or from 3.3 V directly to 2.5 V.

Figure 4 shows a block diagram of a typical application in which a user needs to interface between a 3.3 V ADC and a 2.5 V microprocessor. The microprocessor may not have 3.3 V tolerant inputs; therefore placing the ADG3247 between the two devices allows the devices to communicate easily. The bus switch directly connects the two blocks, thus introducing minimal propagation delay, timing skew, or noise.

Figure 4. Level Translation between a 3.3 V ADC and a 2.5 V Microprocessor

3.3 V to 2.5 V Translation

When V_{CC} is 3.3 V (SEL = V_{CC}) and the input signal range is 0 V to V_{CC} , the maximum output signal will be clamped to within a voltage threshold below the V_{CC} supply.

Figure 5. 3.3 V to 2.5 V Voltage Translation, $\overline{SEL} = V_{CC}$

In this case, the output will be limited to 2.5 V, as shown in Figure 6.

Figure 6. 3.3 V to 2.5 V Voltage Translation, $\overline{SEL} = V_{CC}$ This device can be used for translation from 2.5 V to 3.3 V

devices and also between two 3.3 V devices.

2.5 V to 1.8 V Translation

When V_{CC} is 2.5 V ($\overline{SEL} = V_{CC}$) and the input signal range is 0 V to V_{CC} , the maximum output signal will, as before, be clamped to within a voltage threshold below the V_{CC} supply.

Figure 7. 2.5 V to 1.8 V Voltage Translation, $\overline{SEL} = V_{CC}$

In this case, the output will be limited to approximately 1.8 V, as shown in Figure 7.

Figure 8. 2.5 V to 1.8 V Voltage Translation, $\overline{SEL} = V_{CC}$

3.3 V to 1.8 V Translation

The ADG3247 offers the option of interfacing between a 3.3 V device and a 1.8 V device. This is possible through use of the SEL pin.

 $\overline{\text{SEL}}$ pin: An active low control pin. $\overline{\text{SEL}}$ activates internal circuitry in the ADG3247 that allows voltage translation between 3.3 V devices and 1.8 V devices.

Figure 9. 3.3 V to 1.8 V Voltage Translation, $\overline{SEL} = 0$ V

When V_{CC} is 3.3 V and the input signal range is 0 V to V_{CC} , the maximum output signal will be clamped to 1.8 V, as shown in Figure 9. To do this, the $\overline{\text{SEL}}$ pin must be tied to Logic 0. If $\overline{\text{SEL}}$ is unused, it should be tied directly to V_{CC} .

Figure 10. 3.3 V to 1.8 V Voltage Translation, $\overline{SEL} = 0$ V

Bus Isolation

A common requirement of bus architectures is low capacitance loading of the bus. Such systems require bus bridge devices that extend the number of loads on the bus without exceeding the specifications. Because the ADG3247 is designed specifically for applications that do not need drive yet require simple logic functions, it solves this requirement. The device isolates access to the bus, thus minimizing capacitance loading.

Figure 11. Location of Bus Switched in a Bus **Isolation Application**

Hot Plug and Hot Swap Isolation

The ADG3247 is suitable for hot swap and hot plug applications. The output signal of the ADG3247 is limited to a voltage that is below the V_{CC} supply, as shown in Figures 6, 8, and 10. Therefore the switch acts like a buffer to take the impact from hot insertion, protecting vital and expensive chipsets from damage.

In hot-plug applications, the system cannot be shutdown when new hardware is being added. To overcome this, a bus switch can be positioned on the backplane between the bus devices and the hot plug connectors. The bus switch is turned off during hot plug. Figure 12 shows a typical example of this type of application.

Figure 12. ADG3247 in a Hot Plug Application

There are many systems that require the ability to handle hot swapping, such as docking stations, PCI boards for servers, and line cards for telecommunications switches. If the bus can be isolated prior to insertion or removal, then there is more control over the hot swap event. This isolation can be achieved using a bus switch. The bus switches are positioned on the hot swap card between the connector and the devices. During hot swap, the ground pin of the hot swap card must connect to the ground pin of the back plane before any other signal or power pins.

Analog Switching

Bus switches can be used in many analog switching applications; for example, video graphics. Bus switches can have lower on resistance, smaller ON and OFF channel capacitance and thus improved frequency performance than their analog counterparts. The bus switch channel itself consisting solely of an NMOS switch limits the operating voltage (see TPC 1 for a typical plot), but in many cases, this does not present an issue.

High Impedance during Power-Up/Power-Down

To ensure the high impedance state during power-up or powerdown, BEx should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the currentsinking capability of the driver.

PACKAGE AND PINOUT

The ADG3247 is packaged in a small 38-lead TSSOP. The area of the TSSOP option is 62.7 mm^2 .

The ADG3247 in the TSSOP package offers a flowthrough pinout. The term flowthrough signifies that all the inputs are on opposite sides from the outputs. A flowthrough pinout simplifies the PCB layout.

OUTLINE DIMENSIONS

