

Robust, Industrial, Low Power 10BASE-T1L Ethernet MAC-PHY

FEATURES

- ▶ 10BASE-T1L IEEE Standard 802.3cg-2019 compliant
- ▶ Cable reach up to 1700 m with 1.0 V/2.4 V
- ▶ Integrated MAC with SPI
  - ▶ Supports OPEN Alliance 10BASE-T1x MAC-PHY serial interface
  - ▶ 16 MAC address filters
  - ▶ High and low priority queues with 28 kB buffer
  - ▶ Cut through or store forward operation
  - ▶ IEEE 1588 timestamp support
  - ▶ Statistics counters
- ▶ Low power consumption: 42 mW (dual-supply, 1.0 V p-p)
- ▶ Diagnostics
  - ▶ Cable fault detection with TDR
  - ▶ Link quality indicator with MSE
  - ▶ Frame generator and checker
  - ▶ Multiple loopback modes
  - ▶ IEEE test mode support
- ▶ Supports 1.0 V p-p and 2.4 V p-p transmit levels
- ▶ 4-pin MDI (RXN, RXP, TXN, and TXP)
- ▶ Suitable for intrinsic safety applications
- ▶ External termination resistors
- ▶ Autonegotiation
- ▶ 25 MHz crystal or external clock input
- ▶ Electromagnetic compatibility (EMC) test standards
  - ▶ IEC 61000-4-4 electrical fast transient ( $\pm 4$  kV)
  - ▶ IEC 61000-4-2 ESD ( $\pm 4$  kV contact discharge)
  - ▶ IEC 61000-4-2 ESD ( $\pm 8$  kV air discharge)
  - ▶ IEC 61000-4-6 conducted immunity (10 V/m)
  - ▶ IEC 61000-4-5 surge ( $\pm 4$  kV)
  - ▶ IEC 61000-4-3 radiated immunity (Class A)
  - ▶ EN55032 radiated emissions (Class B)
- ▶ Small package: 40-lead (6 mm × 6 mm) LFCSP
- ▶ Temperature range
  - ▶ Industrial:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
  - ▶ Extended:  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$

APPLICATIONS

- ▶ Field instruments
- ▶ Building automation and fire safety
- ▶ Factory automation
- ▶ Edge sensors and actuators
- ▶ Condition monitoring and machine connectivity

Rev. A

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

GENERAL DESCRIPTION

The ADIN1110 is an ultra low power, single port, 10BASE-T1L transceiver design for industrial Ethernet applications and is compliant with the IEEE® 802.3cg-2019™ Ethernet standard for long reach, 10 Mbps single pair Ethernet (SPE). Featuring an integrated media access control (MAC) interface, the ADIN1110 enables direct connectivity with a variety of host controllers via a 4-wire serial peripheral interface (SPI). This SPI enables the use of lower power processors without an integrated MAC, which provides for the lowest overall system level power consumption. The SPI can be configured to use the Open Alliance SPI protocol or a generic SPI protocol.

The programmable transmit levels, external termination resistors, and independent receive and transmit pins make the ADIN1110 suited to intrinsic safety applications.

The ADIN1110 has an integrated voltage supply monitoring and power-on reset (POR) circuitry to improve system level robustness.

The ADIN1110 is available in a 40-lead, 6 mm × 6 mm lead frame chip scale package (LFCSP).

## TABLE OF CONTENTS

Features.....	1	Bringing Up 10BASE-T1L Links.....	19
Applications.....	1	Unmanaged PHY Operation.....	19
Functional Block Diagram.....	1	Managed PHY Operation.....	19
General Description.....	1	On-Chip Diagnostics.....	22
Specifications.....	4	Loopback Modes.....	22
Timing Characteristics.....	6	Frame Generator and Checker.....	23
Power-Up Timing.....	6	Test Modes.....	24
SPI.....	6	Time Domain Reflectometry (TDR).....	24
Absolute Maximum Ratings.....	8	Applications Information.....	26
Thermal Resistance.....	8	System Level Power Management.....	26
Electrostatic Discharge (ESD) Ratings.....	8	LED Circuit Examples.....	26
ESD Caution.....	8	Component Recommendations.....	27
Pin Configuration and Function Descriptions.....	9	802.1AS Support.....	28
Typical Performance Characteristics.....	11	Electromagnetic Compatibility (EMC) and Electromagnetic Immunity (EMI).....	29
Theory of Operation.....	12	MAC SPI.....	30
Power Supply Domains.....	12	SPI.....	30
Analog Front End.....	12	MAC.....	42
MAC.....	12	Registers.....	45
Transmit Amplitude Configuration.....	12	SPI Register Details.....	45
Master/Slave Configuration.....	13	PHY Clause 22 Register Details.....	68
Autonegotiation.....	13	PHY Clause 45 Register Details.....	71
MDI.....	13	PCB Layout Recommendations.....	106
Reset Operation.....	14	Package Layout.....	106
LED Functions.....	14	Component Placement and Routing.....	106
Link Status Pin.....	16	Crystal Placement and Routing.....	106
Power-Down Modes.....	16	PCB Stack.....	106
Hardware Configuration Pins.....	17	Outline Dimensions.....	107
Unmanaged Applications.....	17	Ordering Guide.....	107
Managed Applications.....	17		
Hardware Configuration Pin Functions.....	17		

## REVISION HISTORY

### 2/2023—Rev. 0 to Rev. A

Change to Features Section.....	1
Changes to Applications Section.....	1
Changes to General Description Section.....	1
Deleted Table 1, Renumbered Sequentially.....	1
Added Table 1; Renumbered Sequentially.....	4
Changes to Table 2 Title.....	5
Changes to Table 8.....	9
Change to Figure 6.....	11
Added Analog Front-End Section.....	12
Changes to Interrupt ( $\overline{\text{INT}}$ ) Section.....	12
Added Transmit Amplitude Configuration Section.....	12
Added Master/Slave Configuration Section.....	13
Added Software Configuration Section and Table 9.....	13
Changed MDI Interface Section to MDI Section.....	13
Changes to Table 10.....	14

**TABLE OF CONTENTS**

Changes to Hardware Configuration Pins Section.....	17
Added Unmanaged Applications Section.....	17
Added Managed Applications Section.....	17
Added Table 12.....	17
Added Time Domain Reflectometry (TDR) Section.....	24
Added Fault Detection with the TDR Engine Section.....	24
Added TDR Offset Calibration Section.....	24
Added Cable Calibration Section.....	25
Added Length/Distance to Fault Accuracy Section and Table 19.....	25
Changes to Component Recommendations Section.....	27
Changed Crystal Section to External Crystal Oscillator Section.....	28
Changes to External Crystal Oscillator Section and Figure 19.....	28
Changed External Clock Input Section to External 25 MHz Clock Input Section.....	28
Changes to External 25 MHz Clock Input Section and Figure 20.....	28
Added Table 20.....	28
Changes to MAC SPI Section .....	30
Added SPI Section.....	30
Changes to Transmit Data Header Section and Table 31.....	36
Changes to Receive Data Footer Section.....	37
Change to OPEN Alliance SPI Cut Through Mode Section.....	37
Changes to Control Transactions Section and Table 34.....	38
Changed SPI Register Map Section to SPI Register Details Section.....	45
Added MAC Section.....	42
Change to Frame Filtering on Receive Section.....	42
Changed PHY Clause 45 Register Map Section to PHY Clause 45 Register Details Section.....	71
Change to Component Placement and Routing Section.....	106

**10/2021—Revision 0: Initial Version**

## SPECIFICATIONS

AVDD\_H = AVDD\_L = VDDIO = 3.3 V, DVDD\_1P1 supplied from internal low dropout (LDO) regulator (DVDD\_1P1 = DLDO\_1P1), and all specifications are at -40°C to +105°C, unless otherwise noted.

Table 1. General Specifications

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
<b>DIGITAL INPUTS/OUTPUTS</b>					
Applies to SPI pins, SWPD_EN, TX2P4_EN, TS_TIMER/MS_SEL, TS_CAPT, INT, LINK_ST, RESET, and LED_x					
VDDIO = 3.3 V					
Input Low Voltage ( $V_{IL}$ )			0.8	V	
Input High Voltage ( $V_{IH}$ )	2.0			V	
Output Low Voltage ( $V_{OL}$ )			0.4	V	Output low current ( $I_{OL}$ ) (minimum) = 2 mA
Output High Voltage ( $V_{OH}$ )	2.4			V	Output high current ( $I_{OH}$ ) (minimum) = 2 mA
VDDIO = 2.5 V					
$V_{IL}$			0.7	V	
$V_{IH}$	1.7			V	
$V_{OL}$			0.4	V	$I_{OL}$ (minimum) = 2 mA
$V_{OH}$	2.0			V	$I_{OH}$ (minimum) = 2 mA
VDDIO = 1.8 V					
$V_{IL}$			$0.3 \times V_{DDIO}$	V	
$V_{IH}$	$0.7 \times V_{DDIO}$			V	
$V_{OL}$			$0.2 \times V_{DDIO}$	V	$I_{OL}$ (minimum) = 2 mA
$V_{OH}$	$0.8 \times V_{DDIO}$			V	$I_{OH}$ (minimum) = 2 mA
RESET Deglitch Time	0.3	0.5	1	μs	
<b>LED OUTPUT</b>					
Output Drive Current	8			mA	VDDIO = 3.3 V
	6			mA	VDDIO = 2.5 V
	4			mA	VDDIO = 1.8 V
<b>CLOCKS</b>					
External Crystal (XTAL)					
Requirements for external crystal used on XTAL_I pin and XTAL_O pin					
Crystal Frequency		25		MHz	
Crystal Frequency Tolerance	-30		+30	ppm	
Crystal Drive Level		<200		μW	
Crystal Equivalent Series Resistance (ESR)			60	Ω	
XTAL_I, XTAL_O Input Capacitance ( $C_{IN,EQ}$ )		1.5		pF	Equivalent parallel differential input capacitance looking into XTAL pins
Crystal Load Capacitance ( $C_L$ ) <sup>1</sup>		10	18	pF	Including printed circuit board (PCB) trace capacitance and XTAL_I, XTAL_O $C_{IN,EQ}$
Start-up Time			2	ms	Crystal oscillator only
Clock Input (CLK_IN)					
Requirements for external clock applied to XTAL_I pin					
Clock Input Frequency		25		MHz	RMS
Clock Jitter			40	ps	
Clock Input Voltage Range	0.8		2.5	V p-p	Sine or square wave at XTAL_I/CLK_IN pin, see <a href="#">External 25 MHz Clock Input</a> section for more information
Clock Input Duty Cycle	45		55	%	
XTAL_I Input Impedance ( $Z_{IN,EQ}$ )					
Driving Point Resistance $R_p$ <sup>2</sup>		6		kΩ	$R_p    C_p$
Driving Point Capacitance $C_p$ <sup>2</sup>		3		pF	
CLK25_REF Clock Output					
CLK25_REF Frequency		25		MHz	

## SPECIFICATIONS

Table 1. General Specifications (Continued)

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
V <sub>OH</sub>		1.05		V	Load 10 pF
V <sub>OL</sub>		0		V	Load 10 pF
CLK25_REF Duty Cycle	45		55	%	Load 10 pF
CLK25_REF Frequency Tolerance	-50		+50	ppm	

<sup>1</sup>  $C_L = ((C1 \times C2)/(C1 + C2) + C_{STRAY})$ , where  $C_{STRAY}$  is the stray capacitance including routing and package parasitics.

<sup>2</sup>  $R_p$  and  $C_p$  are the values of the equivalent parallel RC circuit to ac ground ( $R_p || R_c$ ), modeling the driving point impedance of the XTAL\_I/CLK\_IN pin.

Table 2. 10BASE-T1L Specifications

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
<b>POWER REQUIREMENTS</b>					
Supply Voltage Range					
AVDD_H	3.13	3.3	3.46	V	2.4 V p-p or 1.0 V p-p transmit Level
AVDD_L	1.71	1.8 or 3.3	3.46	V	
AVDD_H, AVDD_L	1.71	1.8	3.46	V	1.0 V p-p transmit level
DVDD_1P1	1.0	1.1	1.2	V	
VDDIO	1.71	1.8, 2.5, or 3.3	3.46	V	
1.0 V p-p Transmit Level (Single Supply)					
AVDD_x Supply Current, I <sub>AVDD</sub>		28		mA	AVDD_H = AVDD_L = VDDIO = 1.8 V, DVDD_1P1 = DLDO_1P1
Power Consumption		50		mW	100% data throughput, full activity
1.0 V p-p Transmit Level (Dual Supply)					
AVDD_x Supply Current, I <sub>AVDD</sub>		16		mA	AVDD_H = AVDD_L = VDDIO = 1.8 V, DVDD_1P1 = external 1.1 V
DVDD_1P1 Supply Current, I <sub>DVDD</sub>		12		mA	
Power Consumption		42		mW	100% data throughput, full activity
2.4 V p-p Transmit Level (Single Supply)					
AVDD_x Supply Current, I <sub>AVDD</sub>		36		mA	AVDD_H = AVDD_L = VDDIO = 3.3 V, DVDD_1P1 = DLDO_1P1
Power Consumption		119		mW	100% data throughput, full activity
2.4 V p-p Transmit Level (Dual Supply)					
AVDD_x Supply Current, I <sub>AVDD</sub>		16.5		mA	AVDD_H = 3.3 V, AVDD_L = VDDIO = 1.8 V, DVDD_1P1 = DLDO_1P1
VDDIO Supply Current, I <sub>VDDIO</sub>		18		mA	
Power Consumption		87		mW	100% data throughput, full activity
2.4 V p-p Transmit Level (Triple Supply)					
AVDD_x Supply Current, I <sub>AVDD</sub>		16.5		mA	AVDD_H = 3.3 V, AVDD_L = VDDIO = 1.8 V, DVDD_1P1 = external 1.1 V
VDDIO Supply Current, I <sub>VDDIO</sub>		6		mA	
DVDD_1P1 Supply Current, I <sub>DVDD</sub>		12		mA	
Power Consumption		78		mW	100% data throughput, full activity
<b>ANALOG INPUTS AND OUTPUTS</b>					
MDI Gain Offset	-7.5		+3.5	%	

**TIMING CHARACTERISTICS**

**POWER-UP TIMING**

Table 3. Power-Up Timing

Parameter	Description	Min	Typ	Max	Unit
$t_{RAMP}$	Power supply ramp time			40	ms
$t_1$	Minimum time interval to internal power good <sup>1</sup>	20		43	ms
$t_2$	Hardware configuration latch time	6	8	14	$\mu$ s
$t_3$	Management interface (SPI) active			50	ms

<sup>1</sup> The minimum time interval is referenced to the last supply to reach its rising threshold. There is no specific power supply sequencing required.




Figure 2. Power-Up Timing

**SPI**

Table 4.

Parameter <sup>1, 2</sup>	Description	Min	Typ	Max	Unit
$t_1$	SCLK cycle time	40			ns
$t_2$	SCLK high time	17			ns
$t_3$	SCLK low time	17			ns
$t_4$	$\overline{CS}$ falling edge to SCLK rising edge setup time	17			ns
$t_5$	Last SCLK rising edge to $\overline{CS}$ rising edge	17			ns
$t_6$	$\overline{CS}$ high time	40			ns
$t_7$	Data setup time	5			ns
$t_8$	Data hold time	5			ns
$t_9$ <sup>3</sup>	SCLK falling edge to SDO valid			12	ns
$t_{10}$ <sup>3</sup>	$\overline{CS}$ rising edge to SDO tristate			15	ns
$t_{11}$ <sup>3</sup>	$\overline{CS}$ falling edge to SDO valid (for readback MSB only)			12	ns

<sup>1</sup> Guaranteed by design and characterization. Not production tested.

<sup>2</sup> All input signals are specified with rise time ( $t_R$ ) = fall time ( $t_F$ ) = 5 ns (10% to 90% of VDDIO) and timed from a voltage level of 1.2 V.

TIMING CHARACTERISTICS

<sup>3</sup> Capacitive load on the SDO pin is 10 pF.




Figure 3. Serial Interface Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 5.**

Parameter	Rating
VDDIO to GND	-0.3 V to +4 V
DVDD_1P1, DLDO_1P1 to GND	-0.3 V to +1.35 V
AVDD_H, AVDD_L to GND	-0.3 V to +4 V
SPI <sup>1</sup> , $\overline{\text{INT}}$ to GND	-0.3 V to VDDIO + 0.3 V
TXN, TXP, RXN, RXP to GND	-0.3 V to AVDD + 0.3 V
LED_x, $\overline{\text{RESET}}$ , LINK_ST to GND	-0.3 V to VDDIO + 0.3 V
XTAL_I/CLK_IN to GND	-0.3 V to 2.75 V
XTAL_O, CLK25_REF to GND	-0.3 V to 1.35 V
Operating Temperature Range ( $T_A$ )	
Industrial	-40°C to +105°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature ( $T_J$ maximum)	125°C
Power Dissipation	$(T_J \text{ maximum} - T_A)/\theta_{JA}$
Lead Temperature	JEDEC industry standard
Soldering	J-STD-020

<sup>1</sup> See the [Pin Configuration and Function Descriptions](#) section for a full list of SPI pins.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

**Table 6. Thermal Resistance**

Package Type	$\theta_{JA}$ <sup>1</sup>	Unit
CP-40-29 <sup>2</sup>	45	°C/W

<sup>1</sup>  $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

<sup>2</sup> Test Condition 1: thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with thermal vias. See JEDEC JESD51.

## ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Field induced charged device model (FICDM) per ANSI/ESDA/JEDEC JS-002.

## ESD Ratings for ADIN1110

**Table 7. ADIN1110, 40-Lead LFCSP**

ESD Model	Withstand Threshold (V)	Class
HBM		
TXN, TXP, RXN, RXP Pins	8000	3B
All Other Pins	2000	2
FICDM	1250	C3


## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. EXPOSED PAD. THIS GND PADDLE MUST BE CONNECTED TO GROUND. THE LFCSP PACKAGE HAS AN EXPOSED PAD THAT NEEDS TO BE CONNECTED TO GND FOR ELECTRICAL REASONS AND MUST BE SOLDERED TO A METAL PLATE ON THE PCB FOR MECHANICAL REASONS. A 4 × 4 ARRAY OF THERMAL VIAS BENEATH THE EXPOSED GND PAD IS ALSO RECOMMENDED.
2. DNC = DO NOT CONNECT. THESE PINS MUST BE LEFT OPEN CIRCUIT.

004

Figure 4. Pin Configuration

Table 8. Pin Function Descriptions (Hardware Pin Configuration Groupings Are Subject to Change)

Pin No.	Mnemonic <sup>1</sup>	Description
<b>Clock Interface</b>		
7	CLK25_REF	Analog Reference Clock Output. The 25 MHz reference clock from the crystal oscillator is available on the CLK25_REF pin.
8	XTAL_I/CLK_IN	Input for Crystal (XTAL_I). Single-Ended 25 MHz Reference Clock Input (CLK_IN).
9	XTAL_O	Crystal Output. If using a single-ended reference clock on XTAL_I/CLK_IN, leave XTAL_O open circuit. See the <a href="#">External 25 MHz Clock Input</a> section.
<b>SPI</b>		
1	SDI	Serial Data Input. Data is clocked in on the SDI pin on each rising edge.
2	SDO/SPI_CFG0 <sup>2</sup>	Serial Data Output (SDO). Data is clocked out on the SDO pin on each falling edge. SPI Protocol Configuration Pin 0 (SPI_CFG0). See <a href="#">Table 16</a> .
25	INT	Interrupt Pin Output. Open-drain, active low output. A low on INT indicates an unmasked management interrupt. This pin requires a 1.5 kΩ pull-up resistor to VDDIO.
29	CS	Active Low Chip Select.
37	SPI_CFG1	SPI Protocol Configuration Pin 1. See <a href="#">Table 16</a> .
38	SCLK	Serial Clock Input. Data is clocked into the shift register on each rising edge.
<b>Time Stamp Support</b>		
30	TS_TIMER/MS_SEL <sup>2</sup>	Time Stamp Timer Output (TS_TIMER). See the <a href="#">Applications Information</a> section. Master/Slave Selection (MS_SEL). Set high for prefer master selection or low for prefer slave selection. See <a href="#">Table 14</a> .
40	TS_CAPT	Time Stamp Capture, Input to ADIN1110. See the <a href="#">Applications Information</a> section. If not using the time stamp function, this pin can be left floating because an internal pull-down resistor is present.
<b>Reset</b>		
5	RESET	Active Low Input. Hold low for >10 μs. RESET does not require a pull-up resistor because an internal pull-up resistor is present.
<b>Media Dependent Interface (MDI)</b>		

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 8. Pin Function Descriptions (Hardware Pin Configuration Groupings Are Subject to Change) (Continued)

Pin No.	Mnemonic <sup>1</sup>	Description
12	TXN	Transmit Negative Pin.
13	RXN	Receive Negative Pin.
14	RXP	Receive Positive Pin.
15	TXP	Transmit Positive Pin.
Configuration/Status		
3	LED_0	Programmable LED Indicator for General-Purpose LED. The LED is active low. The LED can be active high or active low. By default, LED_0 is configured to turn on when a link is established and blink when there is activity. See the <a href="#">LED Functions</a> section.
4	LINK_ST	Link Status Output. LINK_ST indicates whether a valid link is established. LINK_ST is active high.
6	LED_1	Programmable LED Indicator for General-Purpose LED. The LED can be active high or active low. By default, LED_1 is disabled. See the <a href="#">LED Functions</a> section.
31	TX2P4_EN <sup>2</sup>	Transmit Level Amplitude Hardware Configuration Pin. Set high for 1.0 V p-p transmit amplitude only. Set low to support both 1.0 V p-p and 2.4 V p-p transmit amplitude. See <a href="#">Table 15</a> .
33	SWPD_EN <sup>2</sup>	Software Power-Down Configuration. Set low to configure PHY to enter software power-down mode after power-up/reset. See <a href="#">Table 13</a> .
LDOs and REFERENCE		
19	CEXT_2	External Decoupling for Band Gap Voltage Reference. Connect a 0.1 $\mu$ F capacitor to ground as close as possible to this pin. Do not use this pin as a voltage source for an external circuit.
20	CEXT_3	External Decoupling for LDO Circuit. Connect a 1 $\mu$ F capacitor to ground as close as possible to this pin. Do not use this pin as a voltage source for an external circuit.
Power and Ground Pins		
16, 17	AVDD_H	Analog Supply Voltage for the Various Analog Circuits in the Device. This supply rail can be supplied by 1.8 V to 3.3 V depending on the transmit level configuration. If AVDD_H is 3.3 V, both 1.0 V p-p and 2.4 V p-p transmit operating modes are supported. If AVDD_H is 1.8 V only, only 1.0 V p-p transmit operating mode is supported. Connect 0.1 $\mu$ F and 0.01 $\mu$ F capacitors to GND as close as possible to this pin.
22	AVDD_L	Analog Supply Voltage for the Internal LDO Circuits. This supply rail can be supplied by 1.8 V to 3.3 V. AVDD_L can be connected direct to the AVDD_H rail in long reach applications or to an alternative lower voltage rail when the device is configured with dual supplies for lower power consumption. Connect 0.1 $\mu$ F and 0.01 $\mu$ F capacitors to GND as close as possible to this pin.
23	DLDO_1P1	Digital Core 1.1 V Power Supply Output Pin. Connect a 0.68 $\mu$ F capacitor to GND as close as possible to the pin. When using the internal LDO regulator, connect this pin directly to the DVDD_1P1 pin.
24	DVDD_1P1	Input Pin for 1.1 V DVDD_1P1 Supply Rail. When using the internal LDO regulator, connect this pin directly to the DLDO_1P1 pin. Alternatively, an external 1.1 V rail can be provided to the pin for greater power efficiency. Connect a 0.1 $\mu$ F capacitor to GND as close as possible to the pin.
35	VDDIO	3.3 V, 2.5 V, or 1.8 V Digital Power for SPI. Connect 0.1 $\mu$ F and 0.01 $\mu$ F capacitors to GND as close as possible to the pin.
	EP	Exposed Pad. This GND paddle must be connected to ground. The LFCSP package has an exposed pad that needs to be connected to GND for electrical reasons and must be soldered to a metal plate on the PCB for mechanical reasons. A 4 $\times$ 4 array of thermal vias beneath the exposed GND pad is also recommended.
Other Pins		
10, 11, 18, 21, 28, 32, 34, 36, 39	DNC	Do Not Connect. These pins must be left open circuit.
26	TEST1	This pin requires a 1.5 k $\Omega$ pull-up resistor to VDDIO.
27	TEST2	This pin must be left open circuit.

<sup>1</sup> Where a pin is shared between a functional signal and a hardware pin configuration, the hardware pin configuration signal is listed last and the pin is referred to using the functional signals name throughout the data sheet.

<sup>2</sup> All of the hardware configuration pins have internal pull-down resistors. The default mode of operation without any external resistors connected to these pins is shown in [Table 11](#). If an alternative mode of operation is required, use 4.7 k $\Omega$  pull-up resistors.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Power vs. Temperature, 1.8 V Single Supply, Internal LDO Circuit




Figure 8. Power vs. Temperature, AVDD\_H = 3.3 V, AVDD\_L = VDDIO = 1.8 V, Internal LDO Circuit




Figure 6. Power vs. Temperature, AVDD\_H = 3.3 V, VDDIO = 3.3 V, AVDD\_L = 1.8 V, Internal LDO Circuit




Figure 9. Power vs. Temperature, AVDD\_H = AVDD\_L = 3.3 V, VDDIO = 1.8 V, Internal LDO Circuit




Figure 7. Power vs. Temperature, 3.3 V Single Supply, Internal LDO Circuit

## THEORY OF OPERATION

The ADIN1110 is a low power, single port 10 Mb/s Ethernet MAC-PHY device, compliant with the IEEE 802.3cg Ethernet standard for long reach, 10 Mbps single pair Ethernet.

The ADIN1110 integrates the following features:

- ▶ 10BASE-T1L Ethernet PHY core and MAC with all the associated common analog circuitry
- ▶ Input and output clock buffering
- ▶ SPI and subsystem registers
- ▶ Control logic to manage the reset and clock
- ▶ Hardware configuration pins
- ▶ Two configurable LED pins

## POWER SUPPLY DOMAINS

The ADIN1110 has four power supply domains and requires a minimum of one supply rail, as follows:

- ▶ AVDD\_H is the analog power supply input for the analog front end (AFE) circuitry in the ADIN1110.
- ▶ AVDD\_L is the analog supply voltage for the internal LDO circuits. AVDD\_L can be connected to the AVDD\_H rail when in single supply mode, or to an alternative lower voltage rail when the device is configured with dual supplies for lower power consumption.
- ▶ DVDD\_1P1 is the 1.1 V digital core power supply input. DVDD\_1P1 can operate from an internal 1.1 V LDO output coming from the DLDO\_1P1 pin to the DVDD\_1P1 pin. Alternatively, DVDD\_1P1 can be driven from an external 1.1 V supply for greater power efficiency.
- ▶ VDDIO enables the SPI voltage supply to be configured independently of the other circuitry on the ADIN1110. VDDIO can be connected directly to the AVDD\_L rail.

In a single supply application, connect AVDD\_H = AVDD\_L = VDDIO and use the internal 1.1 V LDO circuit for DVDD\_1P1. The appropriate supply voltage used depends on the end application and cable length. For long reach/trunk applications, the higher transmit amplitude of 2.4 V p-p requires AVDD\_H = 3.3 V, whereas spur applications can use a lower transmit amplitude of 1.0 V p-p with an AVDD\_H = 1.8 V.

## ANALOG FRONT END

The AFE stage consists of a hybrid stage, 9-level DAC, line driver, analog receive filter, input buffer, and ADC.

The line driver transmits the signal onto the line via the MDI interface pins, TXP and TXN. The hybrid stage subtracts the transmitted signal from the received signal on the MDI pins, allowing full duplex operation on the single-pair cable.

The received signal then goes through the analog receive filter and reaches the input buffer before sending it to the ADC.

## MAC

The MAC included in the ADIN1110 supports 16 different MAC addresses. The MAC also has one low priority receive first in, first out (FIFO), one high priority receive FIFO and one transmit FIFO. These FIFOs can ship data in store and forward mode when using the generic SPI protocol, and in either store and forward or cut through mode when using the OPEN Alliance protocol.

A generic version and OPEN Alliance version of the SPI protocol are available. The data is transferred over the SPI half duplex using the generic SPI protocol and full duplex using the OPEN Alliance SPI protocol. See the [MAC SPI](#) section.

## Interrupt ( $\overline{\text{INT}}$ )

The ADIN1110 is capable of generating an interrupt to a host processor using the  $\overline{\text{INT}}$  pin in response to a variety of user selectable conditions. The following conditions can be selected to generate an interrupt:

- ▶ Link status change
- ▶ Receive FIFO data available
- ▶ Frame transmit complete or transmit space available
- ▶ Time stamp captured
- ▶ Operation error detected
- ▶ PHY related interrupts

When an interrupt occurs, the system can poll the MAC status registers (STATUS0 and STATUS1) to determine the origin of the interrupt.

## TRANSMIT AMPLITUDE CONFIGURATION

The ADIN1110 supports two transmit amplitude modes of operation as follows:

- ▶ 1.0 V p-p and 2.4 V p-p mode (high level)
- ▶ 1.0 V p-p only mode

The high level transmission mode allows the ADIN1110 to support both voltage levels. The operating level can then be automatically configured during autonegotiation (if enabled) based on the link partner capabilities. Note that in high level transmit operating mode, AVDD\_H must be supplied with 2.4 V or higher for the device to work properly.

The mode of operation is configured through the  $\overline{\text{TX2P4\_EN}}$  hardware configuration pin (see the [Transmit Amplitude](#) section). The ADIN1110 also configures the default value of the transmit level register bits used for the autonegotiation process based on the level configured on that pin.

The ADIN1110 is configured in high level transmit operating mode by default if the  $\overline{\text{TX2P4\_EN}}$  pin is left floating (internal pull-down resistor).

## THEORY OF OPERATION

### MASTER/SLAVE CONFIGURATION

The 10BASE-T1L standard uses a master/slave clock scheme. This scheme is commonly used in full duplex transceiver standards with echo cancellation.

On a 10BASE-T1L link, one PHY is designated as the master, and the other PHY as the slave. Autonegotiation is used to determine which PHY is the master and which is the slave. Master and slave assignment does not generally matter.

### Software Configuration

The master and slave configuration bit (CFG\_MST) is used to configure the PHY role. This bit is only used when autonegotiation is disabled. Otherwise, this bit is set or reset during the autonegotiation process (see the [Autonegotiation](#) section).

Table 9. CFG\_MST Settings

Bit Setting	Description
0	Prefer slave
1	Prefer master

### AUTONEGOTIATION

The ADIN1110 uses the autonegotiation capability in accordance with IEEE 802.3 Clause 98, providing a mechanism for exchanging information between PHYs to allow link partners to agree to a common mode of operation. During the autonegotiation process, the PHY advertises its own capabilities and compares to those received from the link partner. The concluded operating mode is the transmit amplitude mode and master/slave preference common across the two devices.

If a link is dropped, the autonegotiation process restarts automatically. An autonegotiation restart can also be requested by writing to the autonegotiation restart bit (AN\_RESTART) in the autonegotiation control register.

The autonegotiation process takes some time to complete, depending on the number of pages exchanged, but is always the fastest way to bring up a link. Clause 98 of the IEEE 802.3 standard details the timers related to autonegotiation.

Note that autonegotiation is enabled by default for the ADIN1110, and it is strongly recommended that autonegotiation is always enabled.

### Transmit Amplitude Resolution

Autonegotiation is used to resolve the transmit amplitude resolution. The PHY can be configured to support both 1.0 V p-p and 2.4 V p-p transmit levels or to operate with 1.0 V p-p transmit level only through the hardware configuration (see [Table 15](#)). This configuration can also be done in software using the 10BASE-T1L high level transmit operating mode ability (AN\_ADV\_B10L\_TX\_LVL\_HI\_ABL)

and 10BASE-T1L high level transmit operating mode request (AN\_ADV\_B10L\_TX\_LVL\_HI\_REQ) register bits.

To operate at 2.4 V p-p transmit level, both the local and remote PHYs must advertise that they are capable of operating at 2.4 V, and at least one PHY must request 2.4 V p-p transmit level operation.

If it is required to only operate the PHY at 1.0 V p-p transmit level operation, AN\_ADV\_B10L\_TX\_LVL\_HI\_ABL must be 0 so that 2.4 V p-p transmit level operation is not advertised. In this case, autonegotiation can only resolve to 1.0 V p-p transmit level operation, irrespective of what setting the remote PHY advertises.

### Master/Slave Resolution

Autonegotiation is also used to resolve master or slave status. The PHY can be configured to prefer slave or prefer master through the hardware configuration (see [Table 14](#)). If autonegotiation is disabled, the MS\_SEL hardware configuration pin sets the default master/slave selection. Note that the recommended use of the ADIN1110 is with autonegotiation enabled.

During autonegotiation, when prefer slave is selected, and the remote end is prefer or forced master, the local PHY is set to slave (and remote to master). When the remote end is prefer or forced slave, the local PHY is set to master (and remote to slave).

### MDI

The media dependent interface (MDI) connects the ADIN1110 to the Ethernet network via a twisted wire pair.

The ADIN1110 requires an external hybrid between the TXN/TPX and RXN/RXP pins and the twisted wire pair. This external hybrid allows the system to have full duplex communication by removing the local transmit signal from the combined signal on the cable, leaving the desired receive signal.

The ADIN1110 hybrid requires a specific topology and values for proper operation. [Figure 10](#) shows the topology and values for the components. Consider the size, power, and voltage rating of these components in the context of other system requirements, for example, requirements of intrinsic safety.




Figure 10. Recommended Hybrid for the ADIN1110

## THEORY OF OPERATION

### RESET OPERATION

The ADIN1110 supports the following chip resets:

- ▶ Power-on reset
- ▶ Hardware reset
- ▶ Software reset
- ▶ MAC subsystem reset
- ▶ PHY subsystem reset

All of these resets put the ADIN1110, including the PHY core and MAC, into a known state. Whenever the MAC is reset, the SDO pin is pulled down and the TS\_TIMER pin is driven to a low state.

#### Power-On Reset

The ADIN1110 includes power monitoring circuitry to monitor all of the supplies. During power-up, the ADIN1110 is held in hardware reset until each of the supplies has crossed its minimum rising threshold value and the power is considered good.

The POR module includes brownout protection by monitoring the supplies to detect if one or more of the supplies falls below a minimum falling threshold value. If brownout detection occurs, the device is held in hardware reset until the power is good.

#### Hardware Reset

A hardware reset is initiated by the power-on reset circuitry or by asserting the RESET pin low. Bring the RESET pin low for a minimum of 10  $\mu$ s. Deglitch circuitry is included on this pin to reject pulses shorter than 0.3  $\mu$ s.

When the RESET pin is deasserted, all the input/output (I/O) pins are held in tristate mode, the hardware configuration pins are latched, and the I/O pins are configured for their functional mode. When all the external and internal supplies are valid and stable, the crystal oscillator circuit is enabled. After the crystal starts up and stabilizes, the phase-locked loop PLL is enabled. After approximately 50 ms (maximum) from the deassertion of the RESET pin, all the internal clocks are valid, internal logic is released from reset, and all the management interface registers are accessible so that the device can be programmed.

#### Software Reset

A full chip software reset can be initiated by writing 1 to the SWRESET field of the RESET register.

If a transmission is taking place when the SPI software reset is initiated, the frame transmission stops abruptly and a runt or a frame

with a bad cyclic redundancy check (CRC) may be transmitted. Once the MAC-PHY is reset, the ADIN1110 is ready to bring up links.

When this software reset is initiated, a full initialization of the chip, almost equivalent to a hardware reset, is done. The I/O pins are held in tristate mode, the hardware configuration pins are latched, and the I/O pins are configured for their functional mode. The crystal oscillator circuit is enabled, and after the crystal starts up and stabilizes, the PLL is enabled. Approximately 10 ms (maximum) after writing the SOFT\_RST keys, the internal logic is released from reset and all the management interface registers are accessible.

#### MAC Subsystem Reset

A MAC only software reset is initiated by writing the required pair of keys to the SOFT\_RST register.

The reset is applied for about 1.2  $\mu$ s. The MAC subsystem reset interrupts any transmit/receive packet exchange between the MAC and the PHY, but does not drop any existing link nor prevents a link from establishing. The PHY management registers are not initialized.

The PHY needs to be out of software power-down to trigger a MAC only software reset.

#### PHY Subsystem Reset

The PHY subsystem is the part of the ADIN1110 that incorporates the 10BASE-T1L PHY transceiver analog and digital circuits. A PHY subsystem reset is initiated by setting the PHY subsystem reset register bit (CRSM\_PHY\_SUBSYS\_RST). When this bit is set, the PHY subsystem is reset. The reset is applied for about 1.2  $\mu$ s and then this bit self clears. All of the PHY digital circuitry is reset and any existing link drops. The management registers are not initialized by this reset, and access to all the management registers is available during the PHY subsystem reset. This is a short reset and can be used to put the device into a known state while retaining any software initialization of the device.

### LED FUNCTIONS

LED\_0 and LED\_1 can be configured to display various activities of the ADIN1110 using the LED function feature. The LED function is configurable using the LED0\_FUNCTION and LED1\_FUNCTION bits (see the [LED Control Register](#) section).

The 7, 8, 9, and 10 (decimal) bit settings for LEDx\_FUNCTION are not available in LED Mode 2.

**Table 10. LED\_x Pins Configuration Summary**

Parameter	LED_0	LED_1
Pin Number	3	6
Internal Pull-Up or Pull-Down Resistor	Pull-up	Pull-down

## THEORY OF OPERATION

Table 10. LED\_x Pins Configuration Summary (Continued)

Parameter	LED_0	LED_1
Status at Power-Up or Reset	Enabled	Disabled (via pinmux)
LED Pin Mux	Not applicable	DIGIO_LED1_PINMUX bits (see the <a href="#">Pin Mux Configuration 1 Register</a> section)
Enable LED	LED0_EN bit (see the <a href="#">LED Control Register</a> section)	LED1_EN bit (see the <a href="#">LED Control Register</a> section)
LED Polarity	LED0_POLARITY bits (see the <a href="#">LED Polarity Register</a> section)	LED1_POLARITY bits (see the <a href="#">LED Polarity Register</a> section)
LED Mode	LED0_MODE bit (see the <a href="#">LED Control Register</a> section), default: LED Mode 1	LED1_MODE bit (see the <a href="#">LED Control Register</a> section), default: LED Mode 1
LED Function <sup>1</sup>	LED0_FUNCTION bits (see the <a href="#">LED Control Register</a> section), default: LINKUP_TXRX_ACTIVITY	LED1_FUNCTION bits (see the <a href="#">LED Control Register</a> section), default: TXRX_ACTIVITY
LED Blink Rate	LED0_BLINK_TIME_CNTRL (see the <a href="#">LED_0 On/Off Blink Time Register</a> section)	LED1_BLINK_TIME_CNTRL (see the <a href="#">LED 1 On/Off Blink Time Register</a> section)
Maximum Current <sup>2</sup>	8 mA at 3.3 V	8 mA at 3.3 V

<sup>1</sup> The 7, 8, 9, and 10 (decimal) settings in the LEDx\_FUNCTION bits are not available in LED Mode 2.

<sup>2</sup> See [Table 2](#).



## THEORY OF OPERATION

### Typical Use

The LED\_0 and LED\_1 pins can be used to connect external LEDs to indicate the ADIN1110 link status and transmit or receive activity. The activity assigned to each LED is configurable through LED\_CNTRL (see the [LED Control Register](#) section).

The LED pins are suitable for ultra low power LEDs. The maximum output current for the LED\_0 and LED\_1 pins is 8 mA with a VDDIO = 3.3 V. For higher LED power requirements, the use of an external transistor is recommended.

The LED\_x pins can also be connected to a host microcontroller general-purpose input/output (GPIO) (configured as a pulse-width modulated input or hardware interrupt). This configuration can be useful in applications where the user interface needs to be fully handled by an external host controller (for example, an external LED module or display). Note that in this context, it is recommended to place a low value resistance in series between the ADIN1110 LED\_x pins and the controller to avoid any potential transient surge current.

### LED Pin Multiplexing

An internal multiplexer needs to be configured to enable the LED\_1 signal on the LED\_1 pin. LED\_1 is disabled by default and can be enabled using the DIGIO\_LED1\_PINMUX bits (see the [Pin Mux Configuration 1 Register](#) section).

The LED\_0 pin does not need multiplexing.

### LED Polarity

The LED\_0 and LED\_1 pins can be configured to support various LED circuit polarities through the LED polarity mode feature (see the [LED Polarity Register](#) section). Three polarity modes are available for each LED, as follows:

- ▶ Autosense (default)
- ▶ Active high
- ▶ Active low

In autosense mode, the ADIN1110 automatically senses the pin at power-up or reset to select the appropriate polarity configuration. In active high mode, the ADIN1110 is configured to drive the LED from the anode side. In active low mode, the ADIN1110 is configured to drive the LED from the cathode side.

Example circuits are described in the [LED Circuit Examples](#) section.

### LED Mode

LED\_0 and LED\_1 activity behavior can be configured using the two LED modes, as follows:

- ▶ LED Mode 1: blink duty cycle defined using the LED0\_BLINK\_TIME\_CNTRL register (see the [LED\\_0 On/Off](#)

[Blink Time Register](#) section) and LED1\_BLINK\_TIME\_CNTRL register (see the [LED 1 On/Off Blink Time Register](#) section), respectively

- ▶ LED Mode 2: blink duty cycle automatically defined by the ADIN1110 based on activity level (%)

### LINK STATUS PIN

The LINK\_ST pin is asserted high when the link status bit (AN\_LINK\_STATUS) is asserted and indicates that the link between the ADIN1110 and its link partner is active.

By default, the LINK\_ST signal is active high and can be configured to be either active high or active low using the DIGIO\_LINK\_ST\_POLARITY bit (see the [Pin Mux Configuration 1 Register](#) section).

### POWER-DOWN MODES

The ADIN1110 supports two power-down modes, as follows:

- ▶ Hardware power-down
- ▶ Software power-down

The lowest power mode is hardware power-down mode in which the device is turned off and the registers are not accessible.

#### Hardware Power-Down Mode

Hardware power-down mode can be used when no operation is required on the ADIN1110 and the power consumption needs to be minimized. The ADIN1110 enters hardware power-down mode when the RESET pin is asserted and held low. In this mode, all analog and digital circuits are disabled, the clocks are gated off, all the I/O pins are held in tristate mode, and the only power is the leakage power of the circuits. The management registers are not accessible in this mode.

#### Software Power-Down Mode

Software power-down mode can be used to configure the ADIN1110 registers before bringing a link up. The ADIN1110 can be configured to enter software power-down mode after reset using the SWPD\_EN pin. The ADIN1110 can also be instructed to enter software power-down mode by setting the software power-down bit (CRSM\_SFT\_PD).

The software power-down status bit (CRSM\_SFT\_PD\_RDY) indicates that the device is in the software power-down state. In software powerdown mode, the analog and digital circuits are in a low power state, and the PLL is active and can provide output clocks if configured to do so. Any signal or energy on the MDI pins is ignored and no link is brought up. The management interface registers are accessible, and the device can be configured using software. The ADIN1110 exits software power-down mode when the CRSM\_SFT\_PD bit is cleared. At this point, the MAC-PHY starts autonegotiation and attempts to bring up a link after autonegotiation completes.



## HARDWARE CONFIGURATION PINS

The ADIN1110 can operate in unmanaged or managed configurations with the use of the hardware configuration pins.

The hardware configuration pins are standard pins with an alternate bootstrap function. The ADIN1110 reads the configuration pin level immediately after power-up, hardware reset or software reset, and configures the PHY settings accordingly. When activated, the ADIN1110 immediately attempts to bring up a link on the PHY and the hardware configuration pins can be used with their main pin function. These pins can be used in unmanaged or managed configuration.

The unmanaged configuration refers to the ADIN1110 PHY parameters being configured by the hardware configuration pins. This mode can be used when the system requires a static configuration of the ADIN1110 port settings without the need for software control.

The managed configuration refers to the full control of the ADIN1110 using software via the SPI. The PHY and the MAC layer can be configured in software. The configuration pins can be connected to the external host or hardware configured using pull-up/pull-down resistors. When active the host controller can override any of the ADIN1110 configuration with the hardware pins after power-up, hardware reset or software reset.

### UNMANAGED APPLICATIONS

In unmanaged applications, it is possible to configure the ADIN1110 using the hardware configuration pins without any software intervention.

The software power-down after reset must be disabled for unmanaged applications, or the ADIN1110 remains in power-down indefinitely because the device can only exit power-down from register operation using the SPI (see the [Software Power-Down Mode](#) section).

### MANAGED APPLICATIONS

In managed applications, the ADIN1110 can be configured by a host controller via the SPI. The host controller can dynamically configure the device as required by the application.

In managed applications, the software power-down after reset functionality can be enabled because the host controller brings the ADIN1110 to active mode using the management interface.

### HARDWARE CONFIGURATION PIN FUNCTIONS

The following functions are configurable from the ADIN1110 hardware configuration pins:

- ▶ Software power-down mode after reset
- ▶ Transmit amplitude configuration
- ▶ Master/slave selection
- ▶ SPI protocol configuration

All of the hardware configuration pins have internal pull-down resistors. The default mode of operation without any external resistors connected to these pins is shown in [Table 11](#). If an alternative mode of operation is required, use 4.7 k $\Omega$  pull-up resistors.

**Table 11. Default Hardware Configuration Modes**

Hardware Configuration Pin Function	Default Mode
Software Power-Down Mode after Reset	PHY in software power-down mode after reset
Master/Slave Selection	Prefer slave
Transmit Amplitude	1.0 V p-p and 2.4 V p-p
SPI Protocol Configuration	OPEN Alliance protocol with protection

**Table 12. Recommended Control for Hardware Configuration Pins**

Required Pin Level	Managed Configuration Options	Unmanaged Configuration Options
High	4.7 k $\Omega$ external pull-up resistor Host GPIO output high <sup>1</sup>	4.7 k $\Omega$ external pull-up resistor
Low	External pull-down resistor Host GPIO output low <sup>1</sup> Host GPIO tristated <sup>2</sup> Floating pin <sup>2</sup>	External pull-down resistor Floating pin <sup>2</sup>

<sup>1</sup> A low value series resistor is recommended.

<sup>2</sup> An external pull-down resistor is recommended.

### Software Power-Down After Reset

If the ADIN1110 is configured so that it does not enter software power-down mode after reset, the ADIN1110 starts autonegotiation when it exits reset and attempts to bring up a link after autonegotiation completes. If the ADIN1110 is configured so that it enters software power-down mode after reset, the ADIN1110 waits in software power-down mode until it is configured over the SPI. At this point, the PHY configuration can be set to exit software power-down by software.

**Table 13. Software Power-Down (Hardware Configuration)**

Software Power-Down Configuration	SWPD_EN
PHY in software power-down after reset	0
PHY not in software power-down	1

### Master/Slave Preference

The MS\_SEL hardware configuration pin is shared with the TS\_TIMER pin and configures the default master/slave selection. If MS\_SEL is pulled low during power-up or reset, the device is configured by default to prefer slave (this is the case if no external pull-up resistor is connected to the MS\_SEL pin due to the presence of the internal pull-down resistor). If MS\_SEL is pulled high during power-up or reset, the device is configured by default to prefer master.

If autonegotiation is disabled, MS\_SEL sets the default master/slave selection. Autonegotiation is enabled by default for the

## HARDWARE CONFIGURATION PINS

ADIN1110 and it is strongly recommended that autonegotiation is always enabled.

During autonegotiation, when prefer slave is selected and the remote end is prefer or forced master, the local PHY is set to slave (and remote to master). When the remote end is prefer or forced slave, the local PHY is set to master (and remote to slave).

**Table 14. Master/Slave Selection (Hardware Configuration)**

Master/Slave Selection	MS_SEL
Prefer Slave Selection	0
Prefer Master Selection	1

### Transmit Amplitude

The  $\overline{\text{TX2P4\_EN}}$  hardware configuration pin allows the user to configure the required transmit amplitude mode for the intended application (see Table 15). If  $\overline{\text{TX2P4\_EN}}$  is pulled low, the ADIN1110 is configured by default to support both 1.0 V p-p and 2.4 V p-p transmit levels, decided by autonegotiation. If  $\overline{\text{TX2P4\_EN}}$  is pulled high, the ADIN1110 is configured to disable 2.4 V p-p transmit operating mode by default and operate with 1.0 V p-p transmit level only. If the  $\overline{\text{TX2P4\_EN}}$  pin is strapped high (1.0 V p-p only), the associated register cannot be changed through the SPI. For example, 2.4 V p-p operation is not possible if the ADIN1110 is hardware pin configured for 1.0 V p-p only.

The 1.0 V p-p transmit operating mode supports the spur use case and can operate at a lower AVDD\_H supply voltage of 1.8 V. This supports intrinsic safe applications.

The higher transmit operating mode of 2.4 V p-p supports trunk applications and requires a higher AVDD\_H supply voltage of 3.3 V. This mode can be used for longer cable lengths in industrial Ethernet environments with high noise levels.

**Table 15. Transmit Amplitude Configuration (Hardware Configuration)**

Transmit Amplitude Selection	$\overline{\text{TX2P4\_EN}}$
1.0 V p-p or 2.4 V p-p	0
1.0 V p-p	1

### SPI Protocol Configuration

The ADIN1110 allows the use of a generic SPI protocol with or without the use of CRC, or the OPEN Alliance SPI protocol with or without protection.

**Table 16. SPI Protocol (Hardware Configuration)**

SPI Protocol	SPI_CFG1	SPI_CFG0
OPEN Alliance with Protection	0	0
OPEN Alliance Without Protection	0	1
Generic SPI with 8-bit CRC	1	0
Generic SPI Without 8-bit CRC	1	1

## BRINGING UP 10BASE-T1L LINKS

### UNMANAGED PHY OPERATION

For an unmanaged PHY application or lightly managed PHY application where there is no software management of the PHY, the hardware configuration pins determine the operating mode. The  $\overline{\text{TX2P4\_EN}}$  pin configures the PHY to advertise the support of both 1.0 V p-p and 2.4 V p-p transmit level operation or to only advertise support of 1.0 V p-p transmit level operation. The  $\text{MS\_SEL}$  pin is used to configure the PHY to advertise prefer slave or prefer master. The  $\overline{\text{SWPD\_EN}}$  pin must be pulled up at power-up and reset so that the PHY does not enter software power-down mode when it exits reset. Once the PHY exits reset, the ADIN1110 starts autonegotiation and attempts to bring up a link after autonegotiation completes.

A lightly managed PHY can use the hardware configuration pins to determine the operation of the PHY and to bring up a 10BASE-T1L link. Afterwards, software can monitor the operation of the PHY.

### MANAGED PHY OPERATION

In a managed PHY application, software is used to configure the PHY operation using the management interface. The hardware configuration pins can be used to set the default values of the registers used to control the transmit amplitude and master/slave setting. The  $\overline{\text{SWPD\_EN}}$  pin must be pulled low at power-up and reset so that the PHY enters software power-down mode when it exits reset. The PHY remains in software power-down mode until the software configures the PHY and takes it out of software power-down mode to start autonegotiation and attempt to bring up a link.

### Power-Up and Reset Complete

To confirm that the MAC has exited reset, read the PHY identification register (PHYID). If the reset value of the register (0x283BC91) can be read, the device has exited reset and is ready for configuration.

Next, the host must read the STATUS0 register and confirm that the RESETC field is 1. Note that if the RESETC field is 0, and the SYNC field of the CONFIG0 register is 1, the MAC-PHY is already configured by the host and, therefore, has not been reset. This can indicate that the host is reset, but the MAC-PHY has not been reset.

Write 1 to the RESETC field in the STATUS0 register to clear this field, and the interrupt pin asserts high.

The PHYINT field of the STATUS0 register also asserts. To clear this field, the corresponding status registers, PHY\_SUBSYS\_IRQ\_STATUS and CRSM\_IRQ\_STATUS, must be cleared or masked.

The system ready bit (CRSM\_SYS\_RDY) can also be read to verify that the start-up sequence is complete and the system is ready for normal operation.

The software power-down status bit (CRSM\_SFT\_PD\_RDY) can be read to check if the device is in the software power-down state. This bit is configured by the  $\overline{\text{SWPD\_EN}}$  hardware configuration pin.

### MAC Initialization

After power-up or reset, configure the ADIN1110 MAC. Write the IMASK0 and IMASK1 registers to enable interrupts as required.

Write CONFIG0 and CONFIG2 to set up the required functionality of the MAC. For example, set the OPEN Alliance chunk size or enable cut through, if required.

When the MAC is configured, write 1 to the SYNC field in the CONFIG0 register to indicate that the MAC configuration is complete.

### Configuring the Device for Linking

After power-up or reset, configure the ADIN1110 PHY for the desired operation for linking. The ADIN1110 may already be configured as required for linking by the hardware configuration pins, but greater control is available using the management registers.

The autonegotiation process is used to match the operating mode between a local and remote PHY. For example, autonegotiation is used to ensure that the modes agree between the two devices on which PHY operates as master and which as slave. Autonegotiation is also used to match the transmit level between the two PHYs.

Autonegotiation is enabled by default for the ADIN1110, and it is strongly recommended to always keep autonegotiation enabled. Autonegotiation is defined by the IEEE standard and includes a number of mechanisms to ensure robust linking operation between PHYs and is the fastest way to bring up a link.

### Advertisement of Transmit Level Operating Mode

The ADIN1110 can support transmit level operation at either 1.0 V p-p or 2.4 V p-p if the 10BASE-T1L high voltage transmit ability read only register bit (B10L\_TX\_LVL\_HI\_ABLE) is 1 and there is a 3.3 V supply provided on the AVDD\_H pins. The higher transmit level can support longer reach but also has higher power consumption. The ADIN1110 can support 1.0 V p-p transmit level operation with a 1.8 V supply on the AVDD\_H pins at very low power consumption. The 1.0 V p-p transmit level operation is required for intrinsically safe operation.

The ADIN1110 can either be configured to advertise support of both 1.0 V p-p and 2.4 V p-p transmit level operation (if B10L\_TX\_LVL\_HI\_ABLE = 1) or to advertise support of only 1.0 V p-p transmit level operation. This is set using the 10BASE-T1L high level transmit operating mode ability bit within the BASE-T1 autonegotiation advertisement register (AN\_ADV\_B10L\_TX\_LVL\_HI\_ABL). 0 = support 1.0 V p-p transmit level only, and 1 = support both 1.0 V p-p and 2.4 V p-p transmit level.

## BRINGING UP 10BASE-T1L LINKS

The ADIN1110 can also be configured to advertise a request for 2.4 V p-p transmit level operation (if B10L\_TX\_LVL\_HI\_ABLE = 1). This is set using the 10BASE-T1L high level transmit operating mode request bit (AN\_ADV\_B10L\_TX\_LVL\_HI\_REQ). 0 = request 1.0 V p-p transmit level, and 1 = request 2.4 V p-p transmit level.

The link partner advertised transmit level ability can be read in the link partner 10BASE-T1L high level transmit operating mode ability register bit (AN\_LP\_ADV\_B10L\_TX\_LVL\_HI\_ABL). The link partner advertised transmit level request can be read in the link partner 10BASE-T1L high level transmit operating mode request register bit (AN\_LP\_ADV\_B10L\_TX\_LVL\_HI\_REQ). These bits are updated during the autonegotiation process and are valid when the autonegotiation complete register bit (AN\_COMPLETE) is set.

Operation at the 1.0 V p-p transmit level operation occurs if either the local or remote PHY advertises that it is not capable of transmitting in the high level (2.4 V p-p) transmit operating mode, or if neither the local nor remote PHY advertises a request for high level (2.4 V p-p) transmit operating mode.

Operation at the 2.4 V p-p transmit level occurs if both the local and remote PHY advertises that they are capable of transmitting in the high level (2.4 V p-p) transmit operating mode, and if either the local or remote PHY advertises a request for high level (2.4 V p-p) transmit operating mode.

Therefore, a PHY can ensure it must operate at 1.0 V p-p transmit level, but it can only request operation at the 2.4 V p-p transmit level.

**Table 17. Determination of Transmit Level by Autonegotiation<sup>1</sup>**

HI_ABL <sup>2</sup>	HI_REQ	LP_HI_ABL	LP_HI_REQ	Transmit Level
0	X	0	X	1.0 V p-p
1	X	0	X	1.0 V p-p
0	X	1	X	1.0 V p-p
1	0	1	0	1.0 V p-p
1	0	1	1	2.4 V p-p
1	1	1	0	2.4 V p-p
1	1	1	1	2.4 V p-p

<sup>1</sup> X means don't care.

<sup>2</sup> HI\_ABL, HI\_REQ, LP\_HI\_ABL, and LP\_HI\_REQ refer to the advertisement bits AN\_LP\_ADV\_B10L\_TX\_LVL\_HI\_ABL, AN\_LP\_ADV\_B10L\_TX\_LVL\_HI\_REQ, AN\_ADV\_B10L\_TX\_LVL\_HI\_ABL, and AN\_ADV\_B10L\_TX\_LVL\_HI\_REQ, respectively.

### Advertisement of Master/Slave

The 10BASE-T1L standard uses what is known as a master/slave clock scheme. This scheme is commonly used in full duplex transceiver standards using echo cancellation. One PHY is designated as the master and the other PHY as the slave. Autonegotiation is used to agree which PHY is the master and which is the slave, and it generally doesn't matter which PHY is which.

The ADIN1110 has an internal pull-down resistor on the MS\_SEL pin, which results in a default setting of configuring the PHY to advertise prefer slave. It is recommended to either use the default setting of advertise prefer slave or to use a setting of advertise prefer master.

If it is mandatory for the PHY to operate as master, use an advertise forced master configuration. However, this configuration must be used with caution because if remote end is also forced master, there is a configuration fault, autonegotiation fails, and the link is not brought up.

The force master/slave configuration register bit (AN\_ADV\_FORCE\_MS) is used to configure the PHY to advertise its master/slave configuration as a preference or as a forced value, as follows: 0 = master/slave configuration is a preferred mode, and 1 = master/slave configuration is a forced mode.

The master/slave configuration register bit (AN\_ADV\_MST) is used to configure the PHY to advertise its master/slave configuration, as follows: 0 = slave and 1 = master.

The link partner advertised master/slave setting can be read in the link partner force master/slave configuration register bit (AN\_LP\_ADV\_FORCE\_MS) and the link partner master/slave configuration register bit (AN\_LP\_ADV\_MST). These bits are updated during the autonegotiation process and are valid when the autonegotiation complete register bit (AN\_COMPLETE) is set.

When the local and remote PHY have the same preferred configuration (for example, both slave or both master), a random process is used to determine which is the master and which is the slave. When one PHY has a forced configuration, its master/slave configuration is given priority over a PHY with a preferred setting where both PHYs have the same master/slave configuration. If both PHYs have a forced configuration and the same master/slave configuration, configuration fault occurs and autonegotiation fails.

The resolution of master/slave can be read using the master/slave resolution result register bits (AN\_MS\_CONFIG\_RSLTN). This result indicates if the PHY is configured as a slave or a master or if there was a configuration fault. These bits are updated during the autonegotiation process and are valid when the autonegotiation complete register bit (AN\_COMPLETE) is set.

## BRINGING UP 10BASE-T1L LINKS

Table 18. Determination of Master/Slave by Autonegotiation<sup>1</sup>

Local		Remote		Local	Remote
AN_ADV_FORCE_MS	AN_ADV_MST	AN_LP_ADV_FORCE_MS	AN_LP_ADV_MST	Master/Slave Resolution	
0	0	0	0	Master/Slave	Slave/Master
0	0	0	1	Slave	Master
0	1	0	0	Master	Slave
0	1	0	1	Master/Slave	Slave/Master
0	X	1	0	Master	Slave
0	X	1	1	Slave	Master
1	0	0	X	Slave	Master
1	1	0	X	Master	Slave
1	0	1	0	Configuration Fault	Configuration Fault
1	0	1	1	Slave	Master
1	1	1	0	Master	Slave
1	1	1	1	Configuration Fault	Configuration Fault

<sup>1</sup> X means don't care.

### Completion of Autonegotiation

When autonegotiation completes, the autonegotiation complete indication register bit (AN\_LINK\_GOOD) is set. This bit indicates completion of the autonegotiation transmission, and that the enabled PHY technology is either bringing up its link or that it has brought up its link.

When autonegotiation has completed and the link is up, the autonegotiation complete register bit (AN\_COMPLETE) is set. When this bit is read as 1, the autonegotiation process is complete, the PHY link is up, and the contents of the AN\_ADV\_ABILITY and AN\_LP\_ADV\_ABILITY register bits are valid.

### Link Status

The status of the link can be determined by reading the link status register bit (AN\_LINK\_STATUS). This bit latches low.

When read as 1, this bit indicates that a valid link is established.

If this bit reads 0, the link has failed since the last time it was read. If the value of this bit is read as 0, this bit must be read a second time to determine the link status (see [Latch Low Registers](#) section).

If the link is dropped, the autonegotiation process restarts automatically. Autonegotiation can be restarted by request through a write to the autonegotiation restart bit (AN\_RESTART) in the autonegotiation control register (AN\_CONTROL).



## ON-CHIP DIAGNOSTICS

### LOOPBACK MODES

The PHY core within the MAC-PHY provides the following loopback modes:

- ▶ Physical medium attachment (PMA) loopback
- ▶ Physical coding sublayer (PCS) loopback
- ▶ MAC interface loopback
- ▶ MAC interface remote loopback

These loopback modes test and verify various functional blocks within the PHY. The use of the built-in frame checker and frame generator allows completely self contained in-circuit testing of the digital and analog data paths within the PHY core. A loopback can also be established that includes the MAC portion of the ADIN1110 (not limited to just the PHY core) by implementing the necessary software within the host processor.

#### PMA Loopback

For PMA loopback, leave the MDI pins open circuit, thereby transmitting into an unterminated connector or cable. For the most accurate results, leave the cable disconnected. The PHY can then operate by receiving the reflection from its own transmission. This loopback is intended as an implementation of IEEE Standard 802.3cg Subclause 146.5.6 PMA local loopback.

Note that for 10BASE-T1L PMA local loopback, the device must be configured in the forced link configuration mode (autonegotiation disabled). Setting the B10L\_LB\_PMA\_LOC\_EN bit (B10L\_PMA\_CNTRL register) enables PMA loopback.

#### PCS Loopback

PCS loopback mode loops the transmit data back to the receiver within the PCS block at the input stage of the PHY digital block. Setting the B10L\_LB\_PCS\_EN bit (B10L\_PCS\_CNTRL register) enables PCS loopback.

When the PCS loopback mode is enabled, no signal is transmitted to the MDI pins.

#### MAC Interface Loopback

MAC interface loopback mode loops the data received on the MAC interface back to the SPI host. Setting the MAC\_IF\_LB\_EN bit (MAC\_IF\_LOOPBACK register) enables MAC interface loopback. If the MAC\_IF\_LB\_TX\_SUP\_EN bit within the same register is set (set by default), the transmission of the signal is suppressed to the MDI pins.

#### MAC Interface Remote Loopback

MAC interface remote loopback requires a link up with a remote PHY and enables looping of the data received from the remote PHY back to the remote PHY. This linking allows a remote PHY to verify a complete link by ensuring that the PHY receives the proper data. Setting the MAC\_IF\_REM\_LB\_EN bit (MAC\_IF\_LOOPBACK register) enables MAC interface remote loopback. If the MAC\_IF\_REM\_LB\_RX\_SUP\_EN bit within the same register is set (set by default), the data received by the PHY is suppressed and not sent to the MAC.

#### MAC Loopback

The MAC loopback loops the data received on the MAC transmit channel back to the SPI host. The MAC loopback is enabled with the P1\_LOOP register.

#### Host Processor Loopback

Outside of the loopback modes associated with the PHY core within the ADIN1110, the host processor can be used to create a full MAC loopback. In a full MAC loopback, whatever frame is received from the MAC is transmitted back to the MAC, as shown in [Figure 11](#).




Figure 11. ADIN1110 Loopback Modes

## ON-CHIP DIAGNOSTICS

## FRAME GENERATOR AND CHECKER

The ADIN1110 can be configured to generate frames and to check received frames (see Figure 12). The frame generator and checker can be used independently to generate frames or check frames, or the frame generator and checker can be used together to simultaneously generate frames and check frames. If frames are looped back at the remote end, the frame checker can be used to check frames generated by the ADIN1110.

When the frame generator is enabled, the source of the data for the PHY comes from the frame generator and not the MAC.

The frame generator control registers configure the type of frames to be sent (for example, random data, all 1s), the frame length, and the number of frames to be generated.

The generation of the requested frames starts by enabling the frame generator (FG\_EN). When the generation of the frames completes, the frame generator done bit is set (FG\_DONE).

The frame checker is enabled using the frame checker enable bit (FC\_EN). The frame checker can be configured to check and analyze received frames from either the MAC interface or the PHY, which is configured using the frame checker transmit select bit (FC\_TX\_SEL). The frame checker reports the number of frames received, CRC errors, and various other frame errors. The frame checker frame counter register and frame checker error counter register count these events.

The frame checker counts the number of CRC errors and these are reported in the receive error counter register (RX\_ERR\_CNT). To ensure synchronization between the frame checker error counter and frame checker frame counters, all of the counters are latched when the receive error counter register is read. Therefore, when using the frame checker, read the receive error counter first, and

then read all other frame counters and error counters. A latched copy of the receive frame counter register is available in the FC\_FRM\_CNT\_H register and FC\_FRM\_CNT\_L register.

In addition to CRC errors, the frame checker counts frame length errors, frame alignment errors, symbol errors, oversized frames errors, and undersized frame errors. In addition to the received frames, the frame checker counts frames with an odd number of nibbles in the frame, and counts packets with an odd number of nibbles in the preamble. The frame checker also counts the number of false carrier events, which is a count of the number of times the bad start of the stream delimiter (bad SSD) state is entered.

## Frame Generator and Checker Used with Remote Loopback with Two MAC-PHYs

Using two MAC-PHY devices, the user can configure a convenient self contained validation of the PHY core to PHY core connection, or can exercise the full signal chain by using the host processor to perform the loopback at the remote end. Figure 12 shows an overview of how each MAC-PHY is configured. An external cable is connected between both devices, and MAC-PHY 1 is generating frames using the frame generator.

When limiting the test to just the PHY core portions of the ADIN1110, MAC-PHY 2 has MAC interface remote loopback enabled (MAC\_IF\_REM\_LB\_EN). The frames issued by MAC-PHY 1 are sent through the cable, through the PHY 2 signal chain returned by the PHY 2 MAC interface remote loopback, back again through the cable, and checked by the MAC-PHY 1 frame checker. Alternatively, the frames from MAC-PHY 1 can be sent all the way to the host processor of the remote device and looped back from there, through the MAC and PHY blocks within MAC-PHY 2, and back to MAC-PHY 1.




Figure 12. Remote Loopback Used Across Two PHYs for Self Check Purposes

015

## ON-CHIP DIAGNOSTICS

### TEST MODES

The ADIN1110 provides several test modes that allow testing of the transmitter waveform, distortion, jitter, and droop. These test modes change only the data symbols provided to the transmitter circuitry and do not alter the electrical and jitter characteristics of the transmitter and receiver from the normal operation.

The following test modes included in the ADIN1110 are defined in Subclause 146.5.2 from the IEEE 802.3cg:

- ▶ Test Mode 1. This is a transmitter output voltage and timing jitter test mode. When this mode is selected, the ADIN1110 repeatedly transmits the data symbol sequence (+1, -1).
- ▶ Test Mode 2. This is a transmitter output droop test mode. In this mode, the ADIN1110 transmits ten +1 symbols followed by ten -1 symbols. This sequence repeats indefinitely.
- ▶ Test Mode 3. Normal operation in idle mode test mode. When this test mode is selected, the ADIN1110 transmits as in non test operation and in the master data mode with data set to normal interframe idle signals.

In addition to these test modes, the ADIN1110 provides the transmit disable mode defined in Subclause 45.2.1.186a.2. This mode maintains both the receive and transmit path active as in normal operation, but only transmits 0 symbols. This mode can be used to measure the MDI return loss specified in Subclause 146.8.3.

### Accessing Test Mode 1 to Test Mode 3

To set the ADIN1110 into Test Mode 1, Test Mode 2, or Test Mode 3, the device must be in software power-down mode (CRSM\_SFT\_PD). The power-down status of the ADIN1110 can be checked reading the software power-down status bit (CRSM\_SFT\_PD\_RDY).

When the ADIN1110 is in software power-down mode, disable autonegotiation by clearing the autonegotiation enable bit (AN\_EN).

With autonegotiation disabled, force the autonegotiation configuration by writing to the autonegotiation forced mode bit (AN\_FRC\_MODE\_EN).

The desired test mode can now be selected by writing the appropriate value to the 10BASE-T1L test mode control register (B10L\_TEST\_MODE\_CNTRL) and exiting the device from power-down by clearing the software power-down bit (CRSM\_SFT\_PD).

### Accessing Transmit Disable Test Mode

To configure the ADIN1110 in the transmit disable test mode, the device must be in software power-down mode (CRSM\_SFT\_PD). The power-down status of the ADIN1110 can be checked reading the software power-down status bit (CRSM\_SFT\_PD\_RDY).

When the ADIN1110 is in software power-down mode, disable autonegotiation by clearing the autonegotiation enable bit (AN\_EN).

With autonegotiation disabled, force the autonegotiation configuration by writing to the autonegotiation forced mode bit (AN\_FRC\_MODE\_EN).

The transmit disable test mode can now be enabled by setting the B10L\_TX\_DIS\_MODE\_EN bits to 1. To exit from the test mode, write 0 to CRSM\_SFT\_PD.

### TIME DOMAIN REFLECTOMETRY (TDR)

Given that the 10BASE-T1L compliant PHY enables communication over long cables, debugging a faulty cable can become costly and difficult without the right tools. To help with this, Analog Devices 10BASE-T1L products provide a TDR engine that enables cable fault detection, distance to fault, and cable length estimation.

The diagnostics solution is the combination of a highly accurate on-chip TDR engine and a set of algorithms that run on a host microcontroller, allowing maximum flexibility for a wide variety of cables and more advanced cable diagnostic capabilities.




Figure 13. ADIN1110 TDR Engine

### Fault Detection with the TDR Engine

The Analog Devices algorithm has a time resolution of 8.3 ns, which translates to a length resolution of less than 1 m and a maximum of 1600 m, with an accuracy of 2%.

This fault detector algorithm is capable of finding open and short fault conditions even when the ADIN1110 is physically connected to another PHY through their MDI, which implies that the link partner PHY is potentially transmitting DME pages. Traditional TDR methods struggle to find faults if other signal sources or noise is also present in the same link. This is not the case of the Analog Devices solution, which makes it suitable for debugging when there is no control over the remote end.

The fault detector algorithm is provided as a C-code library containing the high-level functions required for diagnostics. These functions have been optimized to not utilize any advanced processing so that they can be executed by any low-power microcontroller.

A single function call is sufficient to execute the fault detector. The function returns the type of fault and the distance to the fault in meters from the MDI connector.

### TDR Offset Calibration

The library includes a function to calibrate the offset of the TDR measurement. This particular function in the library is useful given that different MDI circuits may introduce variable delays in the signal path, which can contribute to the offset of the length measurement. For instance, an isolation transformer on the MDI is highly



## ON-CHIP DIAGNOSTICS

likely to introduce a signal delay that corresponds to a couple of meters in length.

This calibration is not required to run the fault detector, and an average value is provided by default. However, it is recommended for short cables if accuracy is required. If this calibration is required, it can be done once in the lab for a specific MDI circuit implementation, and the offset value can then be stored in nonvolatile memory for future use.

To perform this calibration, the MDI port must be left open or shorted. No load or cable can be connected to the MDI port.

### Cable Calibration

By default, the algorithm is optimized to support long reach cables compliant with the IEEE 802.3cg standard. However, given the wide variety of cable types, which have different insertion loss, return loss, and signal delay characteristics, the library includes a calibration function that optimizes the algorithm to operate with any cable, and estimates its nominal velocity of propagation (NVP) for more accurate length estimations. The length accuracy mainly depends on the accuracy of the NVP value.

To run this calibration, a cable with a known length must be attached to the MDI port, and its end must be left open or shorted. NVP values are generally between 0.5 and 0.9 and are a property of the construction of the cable. In general, an average NVP value of approximately 0.65 can be assumed. This calibration is not required to run the fault detector, unless higher length accuracy is needed or if nonstandard cables are utilized. This calibration can be done once in the laboratory for a given cable, and the values can be stored in nonvolatile memory.

Refer to the C-code driver for more information related to the usage of these functions.

### Length/Distance to Fault Accuracy

The accuracy of the distance to a fault, or length measurements, mainly depends on the NVP value, which is determined by the accuracy of the cable length used to perform the NVP calibration.

Table 19 provides results for induced faults and distance-to-fault measurements for different cables and lengths. In all cases, the algorithm was successful finding the open or short conditions induced during the test. The NVP value for the Profibus PA cable used in this test was roughly estimated, and the same was used for the Cat5E and Cat6 cables.

**Table 19. Length Estimation Error for Different Cables**

Cable Type	Estimated Length (m)	Length Error (%)	Note
Fieldbus Type A - AWG 18	50.2	0.7	NVP calibrated
Fieldbus Type A - AWG 18	102.1	2.1	NVP calibrated
Fieldbus Type A - AWG 18	403.4	0.8	NVP calibrated
Fieldbus Type A - AWG 18	807.6	0.8	NVP calibrated
Fieldbus Type A - AWG 18	1045.3	1.0	NVP calibrated
Fieldbus Type A - AWG 18	1462.9	2.0	NVP calibrated
Cat5E	133.1	2.4	NVP not calibrated
Cat5E	244.4	1.8	NVP not calibrated
Cat6	73.6	5.1	NVP not calibrated
Cat6	137.2	5.6	NVP not calibrated

APPLICATIONS INFORMATION

SYSTEM LEVEL POWER MANAGEMENT

Transmit Level = 1.0 V p-p

The transmit mode of 1.0 V p-p can be used for shorter reach applications supporting cable lengths up to 400 m where signal amplitude requirements tend to be lower.

For applications where the ADIN1110 must operate in a 1.0 V p-p transmit operating mode, the TX2P4\_EN pin must be tied high via a 4.7 kΩ resistor (see Figure 14). This configuration forces the ADIN1110 to only operate at 1.0 V p-p transmit operating mode and enables the operation of the ADIN1110 from a signal supply voltage, operating at a lower voltage rail (for example, 1.8 V), allowing the user to minimize power dissipation in the system.




Figure 14. Supplies and Capacitors for 1.0 V p-p Transmit Mode

Transmit Level = 2.4 V p-p

For longer reach applications, a higher signal amplitude of 2.4 V p-p is required. The ADIN1110 is designed to operate with long reach cables up to 1000 m in this mode, requiring a higher AVDD\_H supply voltage of 3.3 V.

For the ADIN1110 to be able to operate in 2.4 V p-p, the TX2P4\_EN pin must be tied low (no external connection required to achieve this due to the presence of an internal pull-down resistor). This

mode of operation still allows the 1.0 V p-p operating mode to be selected via MDIO or via autonegotiation.

Figure 15 shows an overview of the proposed power configuration. For single supply operation, the same rail can be used to supply the AVDD\_H, AVDD\_L, and VDDIO supply rails. The DVDD\_1P1 1.1 V rail can be derived internally or alternatively provided by an external 1.1 V rail. Note that this configuration requires that AVDD\_H is 3.3 V even if the link is established at 1.0 V p-p transmit operating mode via MDIO or autonegotiation.




Figure 15. Supplies and Capacitors for 2.4 V p-p and 1.0 V p-p Transmit Mode

LED CIRCUIT EXAMPLES

The LED\_0 and LED\_1 pins can be used in various circuit configurations depending on the LED polarity mode selected (see LED Polarity Register). The example circuits described in this section provide examples for the three polarity modes available for each LED, as follows:

- ▶ Autosense (default)
- ▶ Active low
- ▶ Active high

As described in the LED Functions section, the maximum output current for both LED\_0 and LED\_1 is 8 mA with a VDDIO =

APPLICATIONS INFORMATION

3.3 V. For higher current requirements, consider using the circuit described in [Transistor Controlled LED](#).

Active High LED Polarity

In the active high configuration, the LED\_x pin can drive an external LED from the anode side. Select the R0 and R1 resistors to control the LED current (refer to the selected LED specifications in [Table 2](#) for information). External pull-down resistors (R<sub>PD0</sub>, R<sub>PD1</sub>) with a value of 4.7 kΩ are recommended.




Figure 16. Recommended Active High LED Circuit

Active Low LED Polarity

In active low configuration, the LED\_x pin can drive an external LED from the cathode side. Select the R0 and R1 resistors to control the LED current (refer to the selected LED specifications in [Table 2](#) for information). External pull-up resistors (R<sub>PU0</sub>, R<sub>PU1</sub>) with a value of 4.7 kΩ are recommended.




Figure 17. Recommended Active Low LED Circuit

Transistor Controlled LED

[Figure 18](#) displays a typical configuration where the LED current required is higher than what the LED\_0 and LED\_1 pins can supply.

The circuit operates using the active high LED mode. An external transistor such as an N-channel metal-oxide semiconductor field effect transistor (MOSFET) can be used. The transistor must be selected so the gate input capacitance is not sinking current above

the maximum rating of the LED during the actuation (refer to the transistor technical specifications for information). If required, the inrush current can be reduced by placing a resistance between the transistor gate and the ADIN1110 pin, and/or adding a parallel capacitor between the GND and the LED\_x pin. The additional resistor and capacitor values must be defined based on the transistor selection.

Select the R0 and R1 resistors to control the LED current. External pull-down resistors (R<sub>PD0</sub>, R<sub>PD1</sub>) with a value of 4.7 kΩ are recommended.

VCC can be set to match the LED power requirements.




Figure 18. Recommended Transistor Controlled LED Circuit

Autosense Polarity

In autosense mode, the polarity of the LED is automatically detected during power-up, hardware reset, or software reset.

LED\_0 (internal pull-up) and LED\_1 (internal pull-down) have different autosense behaviors due to their internal pull-up and pull-down configurations. Use one of the configurations described in the [Active High LED Polarity](#), [Active Low LED Polarity](#), and [Transistor Controlled LED](#) sections so that the two LED\_x pins can be controlled the same way.

COMPONENT RECOMMENDATIONS

The ADIN1110 requires an external 25 MHz clock, which can be sourced from an external crystal oscillator or an external single-ended clock.

The signal voltage on the XTAL\_1/CLK\_IN pin (V<sub>CLK\_IN</sub>) must be a sine or filtered square wave signal with a peak-to-peak voltage range from 0.8 V to 2.5 V. For the single-ended clock option, a V<sub>CLK\_IN</sub> with a 1.0 V p-p swing is recommended to achieve best performance.

Various circuit configurations are proposed in the following sections. A common circuit topology can be used across these options with a change to the passive component values.

**APPLICATIONS INFORMATION**

Note that during normal operation, a 25 MHz reference clock generated from the external clock source input (a crystal or 25 MHz external single-ended clock) is provided on the CLK25\_REF output pin. This pin can be used as a reference clock for other circuits, such as another 10BASE-T1L device. CLK25\_REF is disabled in reset mode.

**External Crystal Oscillator**

The typical connection for an external crystal (XTAL) is shown in Figure 19.

To ensure minimum current consumption and minimize stray capacitance, make connections between the crystal, capacitors, and ground as close to the ADIN1110 as possible. Consult individual crystal vendors for recommended load information and crystal performance specifications.

The crystal load capacitance ( $C_L$ ) is defined by the crystal vendor.  $C_{PCB1}$  and  $C_{PCB2}$  are the parasitic capacitance between the XTAL\_I/CLK\_IN and XTAL\_O pins and the ground plane beneath, respectively.  $C_{X1}$  and  $C_{X2}$  are the two external load capacitors required for the oscillator to operate.

Assuming the following:

- ▶  $C_{PCB1} \approx C_{PCB2} \approx C_{PCBx}$
- ▶  $C_{X1} \approx C_{X2} \approx C_{Xx}$

Then,  $C_{Xx} = 2 \times C_L - C_{PCBx} - 3 \text{ pF}$

Choose precision capacitors for  $C_{Xx}$  with low appreciable temperature coefficient to minimize frequency errors.

To ensure minimum current consumption and to minimize stray capacitance, make the connections between the crystal, capacitors, and ground as close to the ADIN1110 as possible.




Figure 19. Crystal Oscillator Connection

**External 25 MHz Clock Input**

The clock source must be dc-coupled with the ADIN1110 XTAL\_I/CLK\_IN pin input, and the XTAL\_O pin must be left open circuit.

With  $0.8 \text{ V} \leq V_{CLK\_IN \text{ p-p}} \leq 2.5 \text{ V}$ , the following results:

- ▶ For  $0.8 \text{ V} \leq V_S \text{ p-p} \leq 1.0 \text{ V}$ , the following is true:
  - ▶  $R1 = 50 \Omega$
  - ▶  $R2$  is not required
- ▶ For  $1.0 \text{ V} < V_S \text{ p-p} < 1.8 \text{ V}$ , the following is true:
  - ▶ For best performance, set  $V_{CLK\_IN}$  to  $1.0 \text{ V p-p}$
  - ▶  $500 \Omega \leq R1 \leq 2 \text{ k}\Omega$
  - ▶  $1 \text{ k}\Omega \leq R2 \leq 2 \text{ k}\Omega$
  - ▶  $V_S \text{ p-p} - V_{CLK\_IN \text{ p-p}} > 0.2 \text{ V}$
  - ▶  $R2 = \frac{V_{CLK\_IN \text{ p-p}} \times R1}{V_S \text{ p-p} - V_{CLK\_IN \text{ p-p}}}$
- ▶ For  $1.8 \text{ V} \leq V_S \text{ p-p}$ , the following is true:
  - ▶  $R1 = 2 \text{ k}\Omega$
  - ▶  $R2 = 2 \text{ k}\Omega$




Figure 20. External 25 MHz Clock Input Circuit

Table 20. R1 and R2 Values for Different  $V_S \text{ p-p}$  Values with  $V_{CLK\_IN} = 1 \text{ V p-p}$

$V_S \text{ (V p-p)}$	R1	R2
1.0	50 $\Omega$	Not applicable
1.2	500 $\Omega$	2.5 k $\Omega$
1.8	2 k $\Omega$	2 k $\Omega$
2.2	2 k $\Omega$	2 k $\Omega$
2.5	2 k $\Omega$	2 k $\Omega$
2.8	2 k $\Omega$	2 k $\Omega$
3.0	2 k $\Omega$	2 k $\Omega$
3.3	2 k $\Omega$	2 k $\Omega$

**802.1AS SUPPORT**

Typically, any device operating in an 802.1AS network executes the following operations periodically:

- ▶ Generate peer delay request and handle response
- ▶ Receive peer delay request and generate response
- ▶ Receive synchronization frame (slave clock)
- ▶ Transmit synchronization frame (master clock)

These features require that the MAC is capable of time stamping specific incoming and outgoing frames.

To assist with these features, the ADIN1110 MAC provides the following hardware:

## APPLICATIONS INFORMATION

- ▶ Internal free-running counter
- ▶ Syntonized counter
- ▶ Waveform generation on TS\_TIMER output

### Internal Free Running Counter

The ADIN1110 has an internal free running counter running at 120 MHz. This counter provides an accuracy of 8.333 ns. When using this counter, there is a period of approximately 35 s. This period ensures that the clock does not wrap during any of the necessary operations, for example, between receipt of peer delay request and transmission of the response.

To enable the free running counter, the TS\_EN bits must be set to 1.

When the free running counter is enabled, the ADIN1110 captures the time stamp for all received frames, and it is appended before each data frame received. The time stamps of transmitted frames are captured when requested. See [Time Stamp Capture](#) for more details.

The value of the free running counter can be captured using the input capture signal (TS\_CAPT), capturing the value of the counter in the TS\_FREECNT\_CAPT register.

### Syntonized Counter

The syntonized counter is a 64-bit counter in which the lower 32 bits represent nanoseconds with 1 LSB = 1 ns. When the lower 32 bits reach the value stored in TS\_1SEC\_CMP, these bits clear and the upper 32 bits increment representing seconds.

To enable the syntonized counter, the TS\_EN bits must be set to 1.

Three modes are supported for capturing time stamps for transmitted and received frames, as follows:

1. Capture a 2-bit sec and a 30-bit ns time stamp as defined in the OPEN Alliance Specification Section 7.8. See the [Configuration Register 0](#) section.
2. Capture a 32-bit sec and a 30-bit ns time stamp as defined in the OPEN Alliance Specification Section 7.8. See the [Configuration Register 0](#) section.
3. Capture the 32-bit free running counter. See the [Timer Configuration Register](#) section.

To enable capturing of time stamps for transmitted and received frames, set FTSE (CONFIG0 register) to 1.

### Waveform Generation on TS\_TIMER Output

The ADIN1110 can generate an output signal (TS\_TIMER) that uses two counters to generate repeating waveforms driven by the syntonized time. These two counters, TS\_TIMER\_HI and TS\_TIMER\_LO, specify the high and low period of the TS\_TIMER signal and need to be programmed with multiples of 16 because they are driven by the syntonized time.

Because it is frequent that the required period of TS\_TIMER cannot be programmed as a multiple of 16, the quantization error correction register can be programmed with a value between 0 and 15 to compensate for the TS\_TIMER quantization error.

It is possible to specify a time with respect to the 64-bit syntonized timer to start the generation of the TS\_TIMER output. The TS\_TIMER\_START register can be programmed with a value that is compared with the nanoseconds portion of the syntonized counter to generate a one-shot start.

The sequence to enable the TS\_TIMER output is as follows:

1. If required, change the default value of the TS\_TIMER output from 0 to 1 by writing to the TS\_TIMER\_DEF bits.
2. Write the values required for the high and low times for the TS\_TIMER output to the TS\_TIMER\_HI and TS\_TIMER\_LO registers.
3. Write the value required for the quantization error correction to the TS\_TIMER\_QE\_CORR register.
4. Write a start time to the TS\_TIMER\_START registers. When the nanoseconds part of the syntonized counter matches this value, TS\_TIMER starts toggling.

The TS\_TIMER output can be stopped by writing 1 to the TS\_TIMER\_STOP bits. When the TS\_TIMER output is stopped, the output goes back to the default value specified in TS\_TIMER\_DEF.

## ELECTROMAGNETIC COMPATIBILITY (EMC) AND ELECTROMAGNETIC IMMUNITY (EMI)

The ADIN1110 was tested at the system level for EMC and EMI. [Table 21](#) summarizes the results.

**Table 21. EMC/EMI Tests Conducted on ADIN1110 at System Level**

EMC/EMI Test	Withstand Threshold
IEC 61000-4-4 Electrical Fast Transient (EFT)	±4 kV
IEC 61000-4-2 ESD (Contact Discharge)	±4 kV
IEC 61000-4-2 ESD (Air Discharge)	±8 kV
IEC 61000-4-5 Surge	±4 kV
IEC 61000-4-6 Conducted Immunity	10 V/m
IEC 61000-4-3 Radiated Immunity	Class A
EN 55032 Radiated Emissions	Class B

## MAC SPI

### SPI

The ADIN1110 register interface is via a 4-wire SPI consisting of the following pins: SCLK,  $\overline{CS}$ , SDI, and SDO/SPI\_CFG0.

The possible access permissions of the registers are as follows:

- ▶ R/W: read/write
- ▶ R: read only
- ▶ W: write only
- ▶ R/W1C: read/write 1 to clear

The ADIN1110 also allows access to the PHY registers via an SPI to MDIO master bridge. See the [SPI Access to the PHY Registers](#) section.

The following registers have additional access permissions:

- ▶ R LL: read only, latch low
- ▶ R LH: read only, latch high
- ▶ R/W SC: read/write, self clear

### Generic SPI Protocol

The generic SPI protocol is detailed in [Table 22](#) to [Table 29](#). The protocol is determined by the hardware configuration pins. The register map is organized as a 32-bit map, and all accesses are in multiples of 32-bit words. Both single and burst access in multiples

of 32-bit words are supported. The MSB of the data is transmitted first.

The R/W and TA fields are defined as follows:

- ▶ R/W: read/write
  - ▶ 0: read
  - ▶ 1: write
- ▶ TA: turn around

Burst writes and reads must be in multiples of 4 bytes. The last word (4 bytes) written can contain between 1 byte and 4 bytes of valid data. However, TX\_FSIZE is still written with the original frame size + 2 bytes for the frame header (see [Figure 21](#)). For example, to transmit a 65-byte frame that is prepended with a 2-byte header, 67 is written to TX\_FSIZE, but 68 bytes are transferred over SDI. The last byte is not used.

It is possible to enable a CRC on the SPI protocol via a hardware configuration pin on power-up. This 8-bit CRC uses the polynomial  $x^8 + x^2 + x + 1$  seeded with 0x0, and provides up to 3-bit error detection. The 8-bit CRC is included for every control and data transaction after the ADDR bits, and then after every 32-bit data word for every control transaction. There is no 8-bit CRC after each 32-bit data word in data transactions because Ethernet frames include their own 32-bit CRC.

**Table 22. Control Write Transaction**

	MSB								LSB
	D47	D46	D45	D44 to D32	D31 to D24	D23 to D16	D15 to D8	D7 to D0	
SDI	1	0	R/W	ADDR[12:0]	DATA[31:24]	DATA[23:16]	DATA[15:8]	DATA[7:0]	

**Table 23. Control Read Transaction**

	MSB								LSB
	D55	D54	D53	D52 to D40	D39 to D32	D31 to D24	D23 to D16	D15 to D8	D7 to D0
SDI	1	0	R/W	ADDR[12:0]	TA[7:0]	0	0	0	0
SDO						DATA[31:24]	DATA[23:16]	DATA[15:8]	DATA[7:0]

**Table 24. Burst Write Transaction (Control or Data)**

	MSB												LSB
	D79	D78	D77	D76 to D64	D63 to D56	D55 to D48	D47 to D40	D39 to D32	D31 to D24	D23 to D16	D15 to D8	D7 to D0	
SDI	1	0	R/W	ADDR[12:0]	DATA0[31:24]	DATA0[23:16]	DATA0[15:8]	DATA0[7:0]	DATA1[31:24]	DATA1[23:16]	DATA1[15:8]	DATA1[7:0]	

**Table 25. Burst Read Transaction (Control or Data)**

	MSB												LSB
	D87	D86	D85	D84 to D72	D71 to D64	D63 to D56	D55 to D48	D47 to D40	D39 to D32	D31 to D24	D23 to D16	D15 to D8	D7 to D0
SDI	1	0	R/W	ADDR[12:0]	TA[7:0]	0	0	0	0	0	0	0	0
SDO						DATA0 [31:24]	DATA0 [23:16]	DATA 0 [15:8]	DATA0 [7:0]	DATA1 [31:24]	DATA1 [23:16]	DATA1 [15:8]	DATA1 [7:0]



## MAC SPI

Table 26. Control Write Transaction with CRC

	MSB								LSB
	D102	D101	D101	D100 to D89	D88 to D80	D79 to D48	D47 to D40	D39 to D8	D7 to D0
SDI	1	0	R/W	ADDR[12:0]	CRC[7:0]	DATA0[31:0]	CRC[7:0]	DATA1[31:0]	CRC[7:0]

Table 27. Control Read Transaction with CRC

	MSB								LSB	
	D110	D109	D108	D107 to D96	D95 to D88	D87 to D80	D79 to D48	D47 to D40	D39 to D8	D7 to D0
SDI	1	0	R/W	ADDR[12:0]	CRC[7:0]	TA[7:0]	0	0	0	0
SDO							DATA0[31:0]	CRC[7:0]	DATA1[31:0]	CRC[7:0]

Table 28. Data Write Transaction with CRC

	MSB							LSB
	D86	D85	D84	D83 to D71	D71 to D64	D63 to D32	D31 to D0	
SDI	1	0	R/W	ADDR[12:0]	CRC[7:0]	DATA0[31:0]	DATA1[31:0]	

Table 29. Data Read Transaction with CRC

	MSB								LSB
	D94	D93	D92	D91 to D80	D79 to D72	D71 to D64	D63 to D32	D31 to 0	
SDI	1	0	R/W	ADDR[12:0]	CRC[7:0]	TA[7:0]	0	0	
SDO							DATA0[31:0]	DATA1[31:0]	

The generic SPI protocol is half duplex. Therefore, it is not possible to write frame data into the MAC\_TX register and read from the MAC\_RX register at the same time. Because of this, the SPI SCLK frequency must be 25 MHz to achieve full duplex transmissions on Ethernet at 10 Mbps.

### MAC Frame: Transmit and Receive

The 2-byte frame header shown in Table 30 is appended to all transmitted and received frames. This always precedes the frame data (see Figure 21).

### Time Stamp Capture

On receive, if TIME\_STAMP\_PRESET is asserted, an additional 4-byte or 8-byte time stamp is provided after the 2-byte header in Table 30 and before the data frame. This time stamp can then be stored or discarded by software when reading the receive FIFO.

On transmit, if EGRESS\_CAPTURE is set other than 00, the ADIN1110 captures the time stamp of the transmitted frame into the respective TTSCxH and TTSCxL registers.

To capture time stamps, enable the counter by setting TS\_EN (TS\_CFG register) to 1 and setting FTSE (CONFIG0 register) to 1.

### Transmit Frame over SPI

The following sequence must be followed when using the generic SPI protocol in store and forward mode:

1. The device defaults to operating in store and forward mode.
2. Verify that there is space for the frame by reading the transmit FIFO space register. The MAC internally appends a 2-byte size field to the frame in the FIFO, so ensure that there is sufficient space for the Ethernet frame plus 2-byte header plus 2-byte size field.
3. Write the size of the frame in bytes including the 2-byte header to the MAC transmit frame size register. If the host has appended a frame check sequence (FCS) to the frame, this is also included in the size.
4. Write the frame data including the 2-byte frame header to the transmit FIFO using MAC transmit register. The first byte for transmission is written to TXD, Bits[31:24]. The full frame can be written in a single burst or split up into multiple smaller burst writes. The burst write data must always be in multiples of 4 bytes, that is, the last word (4 bytes) can contain between 1 byte and 4 bytes of valid data.
5. When the end of frame (EOF) byte of a frame is read from the transmit FIFO, the bit transmit ready asserts, and an interrupt triggers if the TX\_RDY\_MASK is set.

MAC SPI

TRANSMIT: 2-BYTE FRAME HEADER TO THE TX REGISTER IN FRONT OF THE FRAME




Figure 21. MAC Frame: Transmit

022

RECEIVE: 2-BYTE FRAME HEADER READ FIRST FROM THE P1\_RX REGISTER




Figure 22. MAC Frame: Receive

023



## MAC SPI

Table 30. Frame Header

D15 to D11	D10	D9 to D8	D7 to D6	D5 to D4	D3	D2	D1 to D0
Reserved	Priority	Reserved	EGRESS_CAPTURE	Reserved	TIME_STAMP_PARITY	TIME_STAMP_PRESENT	Reserved

See the following definitions:

- ▶ Priority: indicates which priority queue the frame was received from. Not used on transmit. Set 0 in transmitted frames.
- ▶ EGRESS\_CAPTURE: capture an egress time stamp into the host readable egress time registers, as follows:
  - ▶ 00: no action.
  - ▶ 01: capture in the pair of TTSCAL and TTSCAH registers. The TTSCAA bits in the STATUS0 register assert when captured.
  - ▶ 10: capture in the pair of TTSCBL and TTSCBH registers. The TTSCAB bits in the STATUS0 register assert when captured.
  - ▶ 11: capture in the pair of TTSCCL and TTSCCH registers. The TTSCAC bits in the STATUS0 register assert when captured.
- ▶ TIME\_STAMP\_PARITY: odd parity for the appended time stamp. Not used on transmit. Set to 0 in transmitted frames.
- ▶ TIME\_STAMP\_PRESENT: on receive, the first 4 bytes or 8 bytes of data contain the time stamp for the frame. Not used on transmit. Set to 0 in transmitted frames.
- ▶ Reserved: always set to 0.

### Receive Frame over SPI

The following procedure must be followed to receive an Ethernet frame when using the generic SPI protocol in store and forward mode:

1. The device defaults to operating in store and forward mode.
2. Set the P1\_RX\_RDY\_MASK bit to 0 to enable an interrupt when a full frame is received.
3. If the P1\_RX\_RDY bit is asserted, read the MAC receive frame size register to determine the size of the received frame.
4. Read the frame via the MAC receive register. It is possible to burst read the entire frame or split it up into multiple smaller burst reads. The first byte of the received frame is returned in P1\_RX, Bits[31:24]. The burst read transaction must be a multiple of 4 bytes. Some of the last 4 bytes are padded with 0s if the frame is not a multiple of 4 bytes in size.
5. Read P1\_RX\_RDY again. If the value of the bit is 1, another frame is available to read. Repeat from Step 3.

### Cut Through

The generic SPI protocol supports cut through mode for transmit operations.

Before transmitting any frames, write 1 to the transmit cut through enable bits.

The threshold at which the frame transmit starts can be modified via the host transmit start threshold (see the [Transmit Threshold Register](#) section). This register has a default value of 1. Therefore, by

default, transmit starts immediately on writing to the host transmit FIFO.

To ensure that the frame transmission does not under run, the host transmit FIFO has to be written at a rate greater than 10 Mbps. If the frame under runs, the host transmit under run error bit asserts.

### Generic SPI Errors

#### Generic SPI CRC Error

If an SPI CRC error occurs on a write to a register, the register is not written.

If the write is to the transmit register, the transmit FIFO is missing data and must be cleared by the host. Similarly, a read of the receive register has missing data in the receive frame, and the FIFO must be cleared.

If the errored transaction was a write to a configuration register, the SPI host must issue the write again. If the software does not know which configuration, the MAC must be reset by writing the RST\_MAC\_ONLY keys to the SOFT\_RST register.

#### Generic SPI Transmit Protocol Error (TXPE)

TXPE asserts when the TX\_FSIZE register is written, but the MAC still expects further writes to the transmit register related to the previous frame size written to the TX\_FSIZE register. This error does not occur in normal operation and indicates an issue with the software driver, for example, two consecutive writes to the TX\_FSIZE register without any writes to the transmit register.

In response to the assertion of TXPE, the host must clear the transmit FIFO.

### OPEN Alliance SPI Protocol

The OPEN Alliance SPI protocol Version 1.0 can transfer data over the SPI using full duplex operation, achieving 10 Mbps bidirectional frame transfer with an SPI clock frequency in the region of 12 MHz to 16 MHz or greater.

The ADIN1110 supports the following OPEN Alliance SPI capabilities (see the [Supported Capabilities Register](#) section for more details):

- ▶ Transmit FCS validation
- ▶ Cut through
- ▶ IEEE 1588 time stamp capture on transmit and receive
- ▶ Minimum supported chunk size is 8 bytes

The OPEN Alliance SPI protocol defines two types of transactions: data transactions for Ethernet frame transfers and control transactions for register read/write operations.

**MAC SPI**

A chunk is the basic element of data transactions, and they are composed of 4 bytes of overhead plus the configured payload size.

Data transactions consist of an equal number of transmit and receive chunks. Chunks in both transmit and receive directions may or may not contain valid frame data independent from each other, allowing for the simultaneous transmission and reception of different length frames. The data header of the chunk in transmit

frames, and the data footer in receive frames, indicate which bytes of the payload contain valid frame data. For full information on the OPEN Alliance SPI protocol used by the ADIN1110, refer to OPEN Alliance 10BASE-T1x MAC-PHY Serial Interface v1.0.

Note that  $\overline{CS}$  has to be deasserted between data transactions and control transactions, as shown in Figure 23.




Figure 23. Ethernet Data Frame Transfer Followed by Control Transfer

024

MAC SPI

Data Chunks

Transmit data chunks consist of a 4-byte header followed by the transmit data chunk payload, as shown in Figure 24.




Figure 24. Transmit Data Chunk

Receive data chunks consist of the receive data chunk payload followed by a 4-byte footer, as shown in Figure 25



Figure 25. Receive Data Chunk

The default size of the data chunk payload is 64 bytes. This size can be configured to 8 bytes, 16 bytes, 32 bytes, or 64 bytes via the chunk payload selector bits. The data chunk size must be configured before enabling data transmission or reception. Therefore, when the data chunk size is configured, it must not be changed without resetting the MAC-PHY.

Data Chunk Transactions

Data transactions consist of 1 to N chunks on SDO and SDI. The 4-byte data header occurs at the beginning of each transmit data chunk on SDO, and the 4-byte data footer occurs at the end of each data chunk on SDI. These headers and footers contain the information needed to determine the validity and location of the transmitted and received frames within the data chunk payload. The Ethernet frames start at any 32-bit aligned word within the payloads, as shown in Figure 26 and Figure 27.




Figure 26. Transmit Data Chunk Cases




Figure 27. Receive Data Chunk Cases

## MAC SPI

## Transmit Data Header

Table 31. Transmit Data Header

D31	D30	D29	D28 to D24	D23 to D22	D21	D20	D19 to D16	D15	D14	D13 to D8	D7 to D6	D5 to D1	D0
1	SEQ	NORX	RSVD	VS	DV	SV	SWO	RSVD	EV	EBO	TSC	RSVD	P

See the following definitions:

- ▶ SEQ: data chunk sequence. The sequence functionality is not supported by the ADIN1110. This bit must be set to 0.
- ▶ NORX: no receive flag. The SPI host can set this bit to indicate to the MAC-PHY that it does not process receive frame data that is in the current receive data chunk. For normal operation, set NORX to 0 to indicate that it accepts and process any receive frame data within the current chunk.
- ▶ VS: vendor specific bits. This two bits need to be set to 00 by the host.
- ▶ DV: data valid flag. The SPI host uses this bit to indicate if the current chunk contains valid transmit data (DV = 1) or not. When this bit is 0, the MAC-PHY ignores the chunk payload.
- ▶ SV: start valid flag. When this bit is 1, the beginning of an Ethernet frame is present in the current transmit data chunk payload. The SV bit is not to be confused with the start of frame delimiter (SFD) byte described in IEEE Standard 802.3.
- ▶ SWO: start word offset. When SV is 1, this field contains the 32-bit word offset into the transmit data chunk payload that points to the start of the new Ethernet frame. If SV is 0, the host must write this field as 0.
- ▶ EV: end valid flag. When this bit is 1, the end of an Ethernet frame is present in the current transmit data chunk payload.
- ▶ EBO: end byte offset. When EV is 1, this field contains the byte offset into the transmit data chunk payload that points to the last byte of the Ethernet frame to transmit. If EV is 0, the host must write this field as 0.
- ▶ TSC: time stamp capture. Request a time stamp capture when the frame is transmitted onto the network. See the following:
  - ▶ 00: no action.
  - ▶ 01: capture in the pair of TTSCAL and TTSCAH registers. The TTSCAA bits in the STATUS0 register assert when captured.
  - ▶ 10: capture in the pair of TTSCBL and TTSCBH registers. The TTSCAB bits in the STATUS0 register assert when captured.
  - ▶ 11: capture in the pair of TTSCCL and TTSCCH registers. The TTSCAC bits in the STATUS0 register assert when captured.
- ▶ P: parity. Parity bit calculated over the transmit data header. Method is odd parity.
- ▶ RSVD: reserved. Always set to 0.

## MAC SPI

## Receive Data Footer

Table 32. Receive Data Footer

D31	D30	D29	D28 to D24	D23 to D22	D21	D20	D19 to D16	D15	D14	D13 to D8	D7	D6	D5 to D1	D0
EXST	HDRB	SYNC	RCA	VS	DV	SV	SWO	FD	EV	EBO	RTSA	RTSP	TXC	P

See the following definitions:

- ▶ EXST: extended status. This bit is set when any bit in the STATUS0 or STATUS1 registers are set and not masked.
- ▶ HDRB: received header bad. When this bit is set, the MAC-PHY has received a control or data header with a parity error.
- ▶ SYNC: configuration synchronized flag. This field reflects the state of the SYNC bit in the CONFIG0 register. When 0, this bit indicates that the MAC-PHY configuration may not be as expected by the SPI host. Following configuration, the SPI host sets the corresponding bit in the configuration register, which is reflected in this field.
- ▶ RCA: receive chunks available. The RCA field indicates the minimum number of additional receive data chunks of frame data that are available for reading beyond the current one. This field is 0 when there is no more receive frame data pending in the buffer of the MAC-PHY to be read.
- ▶ VS: vendor specific.
  - ▶ VS[1]: priority of the received frame.
    - ▶ 0: frame received via the low priority queue.
    - ▶ 1: frame received via the high priority queue.
  - ▶ VS[0]: reserved.
- ▶ DV: data valid flag. The SPI host uses this bit to indicate if the current chunk contains valid transmit data (DV = 1) or not. When this bit is 0, the SPI host ignores the chunk payload.
- ▶ SV: start valid flag. When this bit is 1, the beginning of an Ethernet frame is present in the current transmit data chunk payload. The SV bit is not to be confused with the SFD byte described in IEEE Standard 802.3.
- ▶ SWO: start word offset. When SV is 1, this field contains the 32-bit word offset into the receive data chunk payload that points to the start of the new Ethernet frame. When a receive time stamp is added to the beginning of the received frame (RTSA = 1), SWO points to the most significant byte of the time stamp. If SV is 0, the host must write this field as 0.
- ▶ FD: frame drop. When set, this bit indicates that the MAC has detected a condition for which the SPI host must drop the received Ethernet frame. This bit is only valid at the end of a received frame (EV = 1), and must be 0 at all other times.
- ▶ EV: end valid flag. When this bit is 1, the end of an Ethernet frame is present in the current receive data chunk payload.
- ▶ EBO: end byte offset. When EV is 1, this field contains the byte offset into the receive data chunk payload that points to the last byte of the received Ethernet frame. This field is 0 when EV = 0.
- ▶ RTSA: receive time stamp added. This bit is set when a 32-bit or 64-bit time stamp is added to the beginning of the SPI frame. This bit must be 0 when SV = 0.
- ▶ TXC: transmit credits. This field contains the minimum number of transmit data chunks of frame data that the SPI host can write in a single transaction without incurring a transmit buffer overflow.
- ▶ P: parity. Parity bit calculated over the receive data header. Method is odd parity.

## OPEN Alliance SPI Cut Through Mode

If cut through from or to the host is enabled, the method to transfer frames remains the same as when using store and forward mode. However, the frame receive starts when sufficient frame data to fill a chunk is received, and the frame transmit starts when a configured transmit threshold is reached (see the [Transmit Threshold Register](#) section).

The cut through mode can be enabled via the receive cut through enable bits and transmit cut through enable bits (see the [Configuration Register 0](#) section).

On receive, the MAC returns data as it becomes available. Unlike in store and forward mode, there may be empty chunks (DV = 0) between a start of frame (SOF) chunk and an end of frame (EOF) chunk.

If the host does not read frames fast enough to keep the receive FIFO empty, the frames are then buffered in the receive FIFO as if it is operating in store and forward mode. When all the frames are read, the FIFO returns to operating in cut through mode.

On transmit, the host must provide frame data at a rate fast enough (>10 Mbps) to ensure that the frame does not under run on transmit. If the MAC under runs, TXBUE in the STATUS0 register asserts and the MAC stops transmitting the frame in progress and appends a bad CRC to the frame.

## Cut Through Transmit Latency

The time interval between the time the start of an SPI data transaction with a transmit header SWO of 0 (frame starts immediately in the chunk), and the time TX\_EN rises on the MII with an SPI frequency of 16 MHz and TX\_THRESH = 1 is 4  $\mu$ s. The PHY transmit latency is 3.2  $\mu$ s. This makes a total transmit latency of 7.2  $\mu$ s.

## Cut Through Receive Latency

The receive latency varies based on the chunk size and the SPI frequency. [Table 33](#) indicates the latency for an SPI frequency of 16 MHz and all supported chunk sizes.

## MAC SPI

Table 33. Receive Latency for 16 MHz for All Supported Chunk Sizes

Chunk Size (Bytes)	PHY Rx Latency (μs)	Time to Receive a Chunk of Data on the Ethernet Wire (μs) <sup>1</sup>	Time to Start of Frame Transfer over SPI (μs) <sup>2</sup>	Total Rx Latency onto Wire (μs)	Total Rx Latency to End of First Chunk Transfer (μs) <sup>3</sup>
64	6.4	57.6	17	81	98
32	6.4	32	9	47.4	56.4
16	6.4	19.2	5	30.6	35.6
8	6.4	12.8	3	22.2	25.2

<sup>1</sup> Enough frame data to fill a chunk must be received before a transfer starts on the SPI. The time to receive the frame preamble is also included in this.

<sup>2</sup> Assuming that the μC is not waiting for an interrupt and that it is providing back-to-back OPEN Alliance data transactions on the SPI. The frame transfers start in the middle of the chunk on average.

<sup>3</sup> Realistically, the μC cannot use the data until it receives the receive header at the end of the chunk.

## Control Transactions

Table 34. Control Command Header

D31	D30	D29	D28	D27 to D24	D23 to D8	D7 to D1	D0
0	HDRB	WNR	AID	MMS	ADDR [15:0]	LEN	P

Control transactions consist of one or more control commands. These commands are used by the SPI host to read and write registers within the MAC-PHY, and each one is composed of a 32-bit control command header followed by register data. See [Table 34](#).

See the following definitions:

- ▶ HDRB: received header bad. When set by the MAC-PHY, HDRB indicates that a header was received with a parity error. The SPI host must always clear this bit. The MAC-PHY ignores this value.
- ▶ WNR: write not read. If 1, data is to be written to registers. Otherwise, data is to be read.
- ▶ AID: address increment disable. When clear, the address is automatically post-incremented by one following each register read or write.
- ▶ MMS: memory map selector. This field selects the specific register memory map to access. See [Table 35](#).
- ▶ ADDR: address of the first register within the selected memory map to access.
- ▶ LEN: length. Specifies the number of registers to read/write. This field is interpreted as the number of registers – 1. Therefore, a length of 0 reads or writes a single register.
- ▶ P: parity. Parity bit calculated over the control command header. Method used is odd parity.

Table 35. Register Memory Maps (MMS)

MMS	Memory Map Description
0	Standard control and status (SPI Address 0x00 to Address 0x20)
1	MAC (from SPI Address 0x30)

## Control Write

The MAC-PHY ignores the final 32 bits of data from the SPI host at the end of the control write command. The write command and data is also echoed from the MAC-PHY back to the SPI so it can identify which register write failed in the case of any bus errors.

Control write commands can write either a single or multiple registers. When multiple registers are written, the address is automatically post incremented.

When a control write command is followed by another control command, the new control header must immediately follow the last word of the echoed register write data. The SPI host must deassert  $\overline{CS}$  following the last word of the echoed register write data when the write command is the last command of the transaction.

MAC SPI




Figure 28. OPEN Alliance Control Transaction

Control Read

The MAC-PHY ignores all data from the SPI host following the control header for the rest of the control read command. Control read commands can read either a single or multiple registers. When multiple registers are read, the address is automatically post-incremented according to the address increment disable bit in the control header.




Figure 29. Control Read Transaction

OPEN Alliance SPI Errors

See the following OPEN Alliance SPI errors:

- ▶ SPI Header Parity Error. If a parity error is detected on a transmit header and there is a transmit frame in the process of being transferred over SPI, this frame is dropped. If the MAC is operating in cut through mode, the frame transmit stops and a bad CRC is appended to the frame.

The MAC-PHY returns a fixed value of 0x4000\_0000 in every word until CS goes high. The MAC-PHY responds with DV = 1, EV = 1, EBO = 0, and FD = 1 in the first data footer following a new assertion of CS.

If there is a parity error on a control transaction, the operation does not complete. Software can determine which transaction caused the error as the MAC-PHY returns a fixed 0x4000\_0000

on SDO for the duration of the SPI transaction. Software can then resend the corrupted control transaction after clearing the header error bit.

- ▶ Transmit Protocol Error. Occurs when the MAC-PHY detects protocol errors in the transfer of transmit data chunks. These errors are usually due to SPI host firmware issues and do not occur in normal operation. The transmit protocol error bit is set when a data header received by the MAC-PHY indicates data valid (DV = 1) without a prior start of frame indication (SV = 1), in which case the data chunk is ignored. Or, when the MAC-PHY receives two data headers indicating a start of frame (SV = 1) without an end of frame (EV = 1), the MAC-PHY drops the frame data from the previous start of frame indicator and begins accepting the frame data from the second start of frame indicator.



## MAC SPI

- ▶ **Transmit Buffer Overflow.** Occurs when attempting to write transmit frame data to the MAC-PHY when there is no transmit buffer space available as indicated by the transmit credit field (TxC) of the previous data footer. In this condition, the MAC-PHY ignores the transmit data chunk and sets the host transmit FIFO overflow bit, and the frame data already in the buffer is dropped.
- ▶ **Transmit Buffer Under Run.** This error can only occur in cut through mode. The SPI host must always send frame data to the MAC-PHY faster than the network to avoid this error. When this error occurs, the host transmit FIFO under run error bit is set, and the MAC-PHY terminates the frame being transmitted in a way that invalidates the frame. Additionally, the MAC-PHY ignores any additional frame data received from the SPI host until it receives an end of frame indication (EV = 1).
- ▶ **Loss of Framing Error.** This error occurs when the  $\overline{CS}$  signal is deasserted before the expected end of the data chunk or control command. The MAC-PHY and the loss of frame error is set, any transmit frame in progress is dropped, and any receive frame in progress of being sent to the SPI host is terminated.
- ▶ **Receive Buffer Overflow.** This error occurs when the SPI host does not read frame data from the MAC-PHY fast enough. This error can occur both in store and forward and cut through modes. When this error occurs, the MAC-PHY terminates the frame being received from the PHY. In store and forward mode, no portion of the frame is transferred to the SPI host. In cut through mode, the MAC-PHY terminates the frame (EV = 1) with frame drop set (FD = 1).
- ▶ **Control Data Protection Error.** The control data protection error (CDPE) and the loss of frame error (LOFE) bits assert when protection is enabled on the OPEN Alliance SPI and there is an error on write data received from the host. The write does not complete in this case.

If possible, the software executes the write again. If software does not know which configuration register was written, the device might not be configured properly. In this case, the MAC must be reset by writing the RST\_MAC\_ONLY keys to the software reset register.

## SPI Access to the PHY Registers

The ADIN1110 provides indirect access using the SPI to access the PHY management registers. The 8 registers MDIOACCn in the SPI register map are used to access the PHY management registers. Each MDIOACCn register corresponds to an MDIO transaction.

The MDC default speed is 2.5 MHz. Either 2.5 MHz or 4.166 MHz MDC frequency can be selected via the MSPEED bits in the CONFIG2 register.

The MDIO master polls in round robin mode the TRDONE bits of the eight MDIOACCn registers. When the MDIO master detects that one of the TRDONE fields is 0, an MDIO transaction is started by the MDIO master. When the MDIO transaction completes, the

TRDONE bits are set to 1, and the master proceeds to check the TRDONE bits of the next MDIOACCn register.

Note that MDIO\_DEVAD is always written with the device ID of the register being accessed, MDIO\_PRTAD is always written to 0x1, and MDIO\_ST is written to 0x0 for Clause 45 access (this applies to all of the following examples).

Example write to PHY Register XYZ:

1. Write MDIOACC0 with MDIO\_DATA = the address of Register XYZ, MDIO\_DEVAD = the device ID of Register XYZ, MDIO\_PRTAD = 0x1, MDIO\_OP = 0x0(ADDR), MDIO\_ST = 0x0, and TRDONE = 0x0.
2. Write MDIOACC1 with MDIO\_DATA = the value to be written to Register XYZ, MDIO\_OP = 0x1(WR) and TRDONE = 0x0.
3. Optionally, poll MDIOACC0.TRDONE = 0x1 to determine that the write address operation has completed.
4. Poll MDIOACC1.TRDONE = 0x1 to determine that the write data operation has completed.

Example read of PHY Register XYZ:

1. Write MDIOACC0 with MDIO\_DATA = the address of Register XYZ, MDIO\_OP = 0x0(ADDR), and TRDONE = 0x0.
2. Write MDIOACC1 with MDIO\_OP = 0x3(RD) and TRDONE = 0x0.
3. Poll MDIOACC1. TRDONE = 0x1 to determine that the write data operation has completed. MDIOACC1. MDIO\_DATA reflects the content of MDIO Register XYZ.

Example write operation followed by a read to verify the write operation:

1. Write MDIOACC0 with MDIO\_DATA = the address of register ABC and TRDONE = 0x0.
2. Write MDIOACC1 with MDIO\_DATA = the value to be written to register ABC, MDIO\_OP = 0x1(WR), and TRDONE = 0x0.
3. Write MDIOACC2 MDIO\_OP = 0x3(RD) and TRDONE = 0x0.
4. Poll MDIOACC2.TRDONE = 0x1 to verify that all operations are completed. MDIO\_DATA reflects the content of register ABC.

Example of four consecutive writes. It is possible to write a command to all 8 register before checking any.

1. Write MDIOACC0 with MDIO\_DATA = the address of register ABC and TRDONE = 0x0.
2. Write MDIOACC1 with the write data for register ABC, MDIO\_OP = 0x1, and TRDONE = 0x0.
3. Write MDIOACC2 with MDIO\_DATA = the address of register DEF and TRDONE = 0x0.
4. Write MDIOACC3 with the write data for register DEF, MDIO\_OP = 0x1, and TRDONE = 0x0.
5. Write MDIOACC4 with MDIO\_DATA = the address of register GHJ and TRDONE = 0x0.
6. Write MDIOACC5 with the write data for register GHJ, MDIO\_OP = 0x1, and TRDONE = 0x0.



## MAC SPI

7. Write MDIOACC6 with MDIO\_DATA = the address of Register XYZ and TRDONE = 0x0.
8. Write MDIOACC7 with the write data for Register XYZ, MDIO\_OP = 0x1, and TRDONE = 0x0.
9. Host polls MDIOACC7. TRDONE = 0x1 to verify that all write data operations are complete.

Example burst read starting from Register XYZ:

1. Write MDIOACC0 with MDIO\_DATA = the address of the Register XYZ, MDIO\_OP = 0x0(ADDR), and TRDONE = 0x0
2. Write MDIOACC1 with MDIO\_OP = 0x2(INC\_RD) and TRDONE = 0x0.
3. Write MDIOACC2 with MDIO\_OP = 0x2(INC\_RD) and TRDONE = 0x0.
4. Write MDIOACC3 with MDIO\_OP = 0x2(INC\_RD) and TRDONE = 0x0.
5. Write MDIOACC4 with MDIO\_OP = 0x2(INC\_RD) and TRDONE = 0x0.
6. Write MDIOACC5 with MDIO\_OP = 0x2(INC\_RD) and TRDONE = 0x0.
7. Write MDIOACC6 with MDIO\_OP = 0x2(INC\_RD) and TRDONE = 0x0.
8. Write MDIOACC7 with MDIO\_OP = 0x2(INC\_RD) and TRDONE = 0x0.
9. Poll MDIOACC7. TRDONE = 1 to verify that all read data operations are complete.
10. Read MDIOACC1. MDIO\_DATA, reflects the content of Register XYZ.
11. Read MDIOACC2. MDIO\_DATA, reflects the content of register at address XYZ. ADDR + 1.
12. Read MDIOACC3. MDIO\_DATA, reflects the content of register at address XYZ. ADDR + 2.
13. Read MDIOACC4. MDIO\_DATA, reflects the content of register at address XYZ. ADDR + 3.
14. Read MDIOACC5. MDIO\_DATA, reflects the content of register at address XYZ. ADDR + 4.
15. Read MDIOACC6. MDIO\_DATA, reflects the content of register at address XYZ. ADDR + 5.
16. Read MDIOACC7. MDIO\_DATA, reflects the content of register at address XYZ. ADDR + 6.

Example of Clause 22 write of Register XYZ:

1. Write MDIOACC0 with MDIO\_DATA = write data, MDIO\_DEV\_AD = the address of the Register XYZ, MDIO\_PRTAD = 0x1, MDIO\_OP = 0x1(WR), MDIO\_ST = 0x1(Clause 22), and TRDONE = 0x0.
2. Poll MDIOACC0. TRDONE = 0x1 to determine that the write data operation is complete.

Example of Clause 22 read of Register XYZ:

1. Write MDIOACC0 with MDIO\_DEV\_AD = the address of the Register XYZ, MDIO\_PRTAD = 0x1, MDIO\_OP = 0x3(RD), MDIO\_ST = 0x1(Clause 22), and TRDONE = 0x0.
2. Poll MDIOACC0. TRDONE = 0x1 to determine that the read operation is complete. MDIO\_DATA reflects the contents of MDIO Register XYZ.

Example of Clause 22 write and read back of Register XYZ:

1. Write MDIOACC0 with MDIO\_DATA = write data, MDIO\_DEV\_AD = the address of the Register XYZ, MDIO\_PRTAD = 0x1, MDIO\_OP = 0x1(WR), MDIO\_ST = 0x1(Clause 22), and TRDONE = 0x0.
2. Write MDIOACC1 with MDIO\_DEV\_AD = the address of the Register XYZ, MDIO\_PRTAD = 0x1, MDIO\_OP = 0x3(RD), MDIO\_ST = 0x1(Clause 22), and TRDONE = 0x0.
3. Poll MDIOACC1. TRDONE = 0x1 to determine that the read operation is complete. MDIO\_DATA reflects the contents of MDIO Register XYZ.

## MDIO PHY Address Determination

The MDIO PHY address for the ADIN1110 PHY is 0x1.

## PHY Registers Contents

The PHY registers provide access to control and status information in the management registers.

The registers of the PHY Clause 45 register map are made up of four device address groupings (see [Table 36](#)) based on the MDIO manageable device (MMD). Within each device address space, IEEE standard registers are located in register addresses between 0x0000 and 0x7FFF, and vendor specific registers are located in register addresses from 0x8000 to 0xFFFF.

**Table 36. Clause 45 Register Groupings**

Device Address	MMD Name
0x01	Physical medium attachment (PMA)/physical medium dependent (PMD)
0x03	Physical coding sublayer (PCS)
0x07	Autonegotiation
0x1E	Vendor Specific 1

Clause 45 can access to up to 32 PHYs consisting of up to 32 MMDs through a single MDIO interface.

The default value of some of the registers are determined by the value of the hardware configuration pins, which are read just after the RESET pin is deasserted. In these cases, the reset value in the register table is listed as pin dependent, which allows the default operation of the ADIN1110 to be configured without having to write to it over the SPI. This method is useful in unmanaged applications where the desired operation of the PHY is configured from the hardware configuration pins without any software intervention. For unmanaged applications, do not configure the PHY to enter software power-down mode after reset to ensure that the PHY

## MAC SPI

immediately attempts to bring up links as configured by the other hardware configuration pins. In managed applications, software is available to configure the PHY via the management interface. In this case, it is possible to use the hardware configuration pins to configure the PHY to enter software power-down mode after reset, such that the PHY can be configured before linking is attempted.

### Recommended Register Operation

Many of the PHY registers in the ADIN1110 are defined in the IEEE Standard 802.3, and the exact behavior of these registers follows the standard. This behavior may not always be obvious and is described in this section, including the recommended operation and use of the registers.

### Latch Low Registers

The IEEE Standard 802.3-2018 requires certain MDIO accessible registers to exhibit latch low behavior. The idea is to allow software that only intermittently reads these registers to detect conditions that can be transitory or short lived. For example, the AN\_LINK\_STATUS bit is required to latch low. When the device exits from a reset or power-down state, the latching condition is not active and the value of the AN\_LINK\_STATUS bit reflects the current status of the link. However, if the link comes up and drops, the latching condition is active. In this case, the AN\_LINK\_STATUS bit reads as 0 even if the link has come back up again in the interim. The latching condition is only cleared when the AN\_LINK\_STATUS bit is read, ensuring the software has had the opportunity to observe that the link dropped.

One implication of this latch low behavior is that, if software wishes to determine the current status of the link, it must perform two reads of the AN\_LINK\_STATUS bit back to back. The first read is needed to clear any active latching condition.

Another implication is that it is important that software take account of the interaction between MDIO accessible bits that share a register address. For example, the AN\_PAGE\_RX bits and AN\_LINK\_STATUS bits reside at the same register address. As a result, reading the AN\_PAGE\_RX bits clears any active latching condition associated with the AN\_LINK\_STATUS bits.

### IEEE Duplicated Registers

The IEEE Standard 802.3-2018 covers a very wide range of standards and speeds, from 10 Mbps to 40 Gbps and higher, and includes a very large number of clauses. There are registers associated with many clauses, and different PHYs can include different clauses and combinations of clauses. Therefore, registers for common functions like software reset, software power-down, loopback, and so on, tend to be implemented in multiple clauses.

In the ADIN1110, the physical implementation of these registers is in a single location, but they can be accessed at multiple addresses. For example, the software reset bit, can be read or written in

all the following IEEE MMD locations and vendor specific register locations:

- ▶ PMA\_SFT\_RST
- ▶ B10L\_PMA\_SFT\_RST
- ▶ PCS\_SFT\_RST
- ▶ B10L\_PCS\_SFT\_RST
- ▶ CRSM\_SFT\_RST

In this example, these are the PMA/PMD, PCS, autonegotiation, and Vendor Specific MMD 1 device address locations (per [Table 36](#)).

Having multiple address locations for the same register makes the use of the device more complex than necessary, particularly in relation to registers that have latch low or self clear access permissions. This is an unavoidable consequence of the IEEE standard.

The ADIN1110 data sheet only calls out a single recommended address location for each of these IEEE registers to simplify the operation and use of the device. In general, the registers introduced in the 802.3cg (10BASE-T1L) section of the standard are recommended over older (equivalent) registers. Often, registers in a vendor specific address are recommended, particularly where a register brings a number of useful IEEE register bits into a single register address. The ADIN1110 responds to register accesses to all the IEEE register address locations covered by the 10BASE-T1L standard when the start-up is complete after a power-on reset, hardware reset, or software reset.

### Read Modify Write Operation

All register write operations must be performed as read modify write operations. If this process is not followed, the value of the register bits can inadvertently change.

## MAC

### Frame Filtering on Receive

By default, the device filters all frames received. To receive frames, set up the address filtering table, or the default operation for all received frames can be changed.

The device can be configured to filter up to 16 different MAC addresses based on the destination MAC address (DA).

To receive frames with a particular DA, that DA has to be programmed to one of the 16 ADDR\_FILTER\_x registers. Each register is 32 bits wide. Therefore, for example, to program a DA of 0800 005A 646B to ADDR\_FILTER[0], write the following:

1. 0x0800 to ADDR\_FILTER\_UPR0.
2. 0x005A6468 to ADDR\_FILTER\_LWR0.

**MAC SPI**

To forward frames with this DA to the host, set the TO\_HOST bit within the ADDR\_FILT\_UPRn to 1. To apply this rule, set the APPLY2PORT1 bit to 1.

MAC addresses can be masked using the ADDR\_MSK\_x registers. For example, to receive all the MAC addresses in the range 0x8000 005A 64xx, write:

1. 0xFFFF to ADDR\_MSK\_UPR0.
2. 0xFFFFFFFF00 to ADDR\_MSK\_LWR0.

Frames that do not match any of the 16 ADDR\_FILT\_x registers are dropped by default. If the P1\_FWD\_UNK2HOST bits within the CONFIG2 register are set to 1, all frames that do not match a DA are forwarded to the host. Figure 30 shows the filtering algorithm.




Figure 30. Filtering Algorithm

Frames received with a bad CRC or with RX\_ER asserted from the PHY, as well as runt and jabber frames, are dropped and counted.

**Receive Priority Queues**

There are two different FIFOs on receive: a high priority FIFO and a low priority FIFO.

By default, the low priority FIFO is configured to 12 kB, and the high priority FIFO is configured to 8 kB. The sizes of these FIFOs can be changed before receiving or transmitting any frames via the P1\_RX\_LO\_SIZE and P1\_RX\_HI\_SIZE fields in the FIFO\_SIZE register.

Frames are always returned from the high priority FIFO first.

**Statistics Counters**

There are 15 32-bit counters on the receive port that increment on each frame transmit and receive.

Table 37. Statistics Counters

Name	Description
P1_RX_FRM_CNT	Rx frame count
P1_RX_UCAST_CNT	Rx unicast frame count
P1_RX_MCAST_CNT	Rx multicast frame count
P1_RX_BCAST_CNT	Rx broadcast frame count
P1_RX_CRC_ERR_CNT	Rx CRC errored frame count
P1_RX_ALGN_ERR_CNT	Rx alignment error count
P1_RX_PHY_ERR_CNT	Rx PHY error count
P1_RX_LS_ERR_CNT	Rx long and short frame error count
P1_TX_FRM_CNT	Tx frame count
P1_TX_UCAST_CNT	Tx unicast frame count
P1_TX_MCAST_CNT	Tx multicast frame count
P1_TX_BCAST_CNT	Tx broadcast frame count
P1_RX_DROP_FULL_CNT	Rx frames dropped due to FIFO full
P1_RX_DROP_FLIT_CNT	Rx frames dropped due to filtering
P1_RX_IFG_ERR_CNT	Rx frames received with interframe gap (IFG) errors

**Receive Drop FIFO Full Counter**

Before the first byte of a received frame is written into the appropriate receive FIFO, the space in the FIFO is checked. If there is no space for at least 256 bytes, the frame is dropped and the P1\_RX\_DROP\_FULL\_CNT counter increments. If there is space for at least 256 bytes in the FIFO, the logic commences writing the frame to the receive FIFO. If the received frame exceeds 256 bytes and the receive FIFO fills, the frame is dropped and the P1\_RX\_DROP\_FULL\_CNT counter increments.

**Frame Receive and Transmit Errors**

By default, all received errored frames are dropped and counted. Received errored frames do not generate interrupts. Instead, they are dropped and counted, and the software must monitor the statistics counters.

**SRAM ECC Error**

When writing a frame to the FIFO, the size of the frame is inserted in a 16-bit word at the front of the frame and written to the FIFO. A 5-bit error correction code (ECC) is placed alongside the size field.

When this location is read from static random-access memory (SRAM), the ECC is checked. If a double bit error is detected, the RX\_ECC\_ERR or TX\_ECC\_ERR bits of the STATUS1 register assert. If a double bit error is detected on reading a frame header from the receive FIFO, the frame is not transmitted.

In response to an ECC error, a FIFO automatically clears. All frames in the FIFO are lost, transmission stops, and a bad CRC

**MAC SPI**

is appended to the frame that was transmitted. The next frame received is written to a FIFO.

## REGISTERS

## SPI REGISTER DETAILS

Table 38. SPI Register Map

Address	Name	Description	Reset	Access
0x00	IDVER	Identification Version Register.	0x00000010	R
0x01	PHYID	PHY Identification Register.	0x0283BC91	R
0x02	CAPABILITY	Supported Capabilities Register.	0x000006C3	R
0x03	RESET	Reset Control and Status Register.	0x00000000	W
0x04	CONFIG0	Configuration Register 0.	0x00000006	R/W
0x06	CONFIG2	Configuration Register 2.	0x00000800	R/W
0x08	STATUS0	Status Register 0.	0x00000040	R/W
0x09	STATUS1	Status Register 1.	0x00000000	R/W
0x0B	BUFSTS	Buffer Status Register.	0x00007700	R
0x0C	IMASK0	Interrupt Mask Register 0.	0x00001FBF	R/W
0x0D	IMASK1	Mask Bits for Driving the Interrupt Pin Register.	0x43FA1F1A	R/W
0x10	TTSCAH	Transmit Time Stamp Capture Register A (High).	0x00000000	R
0x11	TTSCAL	Transmit Time Stamp Capture Register A (Low).	0x00000000	R
0x12	TTSCBH	Transmit Time Stamp Capture Register B (High).	0x00000000	R
0x13	TTSCBL	Transmit Time Stamp Capture Register B (Low).	0x00000000	R
0x14	TTSCCH	Transmit Time Stamp Capture Register C (High).	0x00000000	R
0x15	TTSCCL	Transmit Time Stamp Capture Register C (Low).	0x00000000	R
0x20 to 0x27 by 1	MDIOACCn	MDIO Access Registers.	0x8C000000	R/W
0x30	TX_FSIZ	MAC Tx Frame Size Register.	0x00000000	R/W
0x31	TX	MAC Transmit Register.	0x00000000	W
0x32	TX_SPACE	Tx FIFO Space Register.	0x00000FFF	R
0x34	TX_THRESH	Transmit Threshold Register.	0x00000041	R/W
0x36	FIFO_CLR	MAC FIFO Clear Register.	0x00000000	W
0x37 to 0x3A by 1	SCRATCHn	Scratch Registers.	0x00000000	R/W
0x3B	MAC_RST_STATUS	MAC Reset Status.	0x00000003	R
0x3C	SOFT_RST	Software Reset Register.	0x00000000	W
0x3D	SPI_INJ_ERR	Inject an Error on MISO from the DUT.	0x00000000	R/W
0x3E	FIFO_SIZE	FIFO Sizes Register.	0x00000464	R/W
0x3F	TFC	Tx FIFO Frame Count Register.	0x00000000	R
0x40	TXSIZE	Tx FIFO Valid Half Words Register.	0x00000000	R
0x41	HTX_OVF_FRM_CNT	Host Tx Frames Dropped Due to FIFO Overflow.	0x00000000	R
0x42	MECC_ERR_ADDR	Address of a Detected ECC Error in Memory.	0x00000000	R
0x43 to 0x49 by 1	CECC_ERRn	Corrected ECC Error Counters.	0x00000000	R
0x50 to 0x6E by 2	ADDR_FILT_UPRn	MAC Address Rule and DA Filter Upper 16 Bits Registers.	0x00000000	R/W
0x51 to 0x6F by 2	ADDR_FILT_LWRn	MAC Address DA Filter Lower 32 Bits Registers.	0x00000000	R/W
0x70 to 0x72 by 2	ADDR_MSK_UPRn	Upper 16 Bits of the MAC Address Mask.	0x0000FFFF	R/W
0x71 to 0x73 by 2	ADDR_MSK_LWRn	Lower 32 Bits of the MAC Address Mask.	0xFFFFFFFF	R/W
0x80	TS_ADDEND	Time Stamp Accumulator Addend Register.	0x85555555	R/W
0x81	TS_1SEC_CMP	Timer Update Compare Register.	0x3B9ACA00	R/W
0x82	TS_SEC_CNT	Seconds Counter Register.	0x00000000	R/W
0x83	TS_NS_CNT	Nanoseconds Counter Register.	0x00000000	R/W
0x84	TS_CFG	Timer Configuration Register.	0x00000000	R/W
0x85	TS_TIMER_HI	High Period for TS_TIMER Register.	0x00000000	R/W
0x86	TS_TIMER_LO	Low Period for TS_TIMER Register.	0x00000000	R/W
0x87	TS_TIMER_QE_CORR	Quantization Error Correction Register.	0x00000000	R/W

## REGISTERS

Table 38. SPI Register Map (Continued)

Address	Name	Description	Reset	Access
0x88	TS_TIMER_START	TS_TIMER Counter Start Time Register.	0x00000000	R/W
0x89	TS_EXT_CAPT0	TS_CAPT Pin 0 Time Stamp Register.	0x00000000	R
0x8A	TS_EXT_CAPT1	TS_CAPT Pin 1 Time Stamp Register.	0x00000000	R
0x8B	TS_FREECNT_CAPT	TS_CAPT Free Running Counter Register.	0x00000000	R
0x90	P1_RX_FSIZE	P1 MAC Rx Frame Size Register.	0x00000000	R
0x91	P1_RX	P1 MAC Receive Register.	0x00000000	R
0xA0	P1_RX_FRM_CNT	P1 Rx Frame Count Register.	0x00000000	R
0xA1	P1_RX_BCAST_CNT	P1 Rx Broadcast Frame Count Register.	0x00000000	R
0xA2	P1_RX_MCAST_CNT	P1 Rx Multicast Frame Count Register.	0x00000000	R
0xA3	P1_RX_UCAST_CNT	P1 Rx Unicast Frame Count Register.	0x00000000	R
0xA4	P1_RX_CRC_ERR_CNT	P1 Rx CRC Errored Frame Count Register.	0x00000000	R
0xA5	P1_RX_ALGN_ERR_CNT	P1 Rx Align Error Count Register.	0x00000000	R
0xA6	P1_RX_LS_ERR_CNT	P1 Rx Long/Short Frame Error Count Register.	0x00000000	R
0xA7	P1_RX_PHY_ERR_CNT	P1 Rx PHY Error Count Register.	0x00000000	R
0xA8	P1_TX_FRM_CNT	P1 Tx Frame Count Register.	0x00000000	R
0xA9	P1_TX_BCAST_CNT	P1 Tx Broadcast Frame Count Register.	0x00000000	R
0xAA	P1_TX_MCAST_CNT	P1 Tx Multicast Frame Count Register.	0x00000000	R
0xAB	P1_TX_UCAST_CNT	P1 Tx Unicast Frame Count Register.	0x00000000	R
0xAC	P1_RX_DROP_FULL_CNT	P1 Rx Frames Dropped Due to FIFO Full Register.	0x00000000	R
0xAD	P1_RX_DROP_FILTER_CNT	P1 Rx Frames Dropped Due to Filtering Register.	0x00000000	R
0xAE	P1_RX_IFG_ERR_CNT	Frame Received on Port 1 with IFG Errors.	0x00000000	R
0xB0	P1_TX_IFG	P1 Transmit Inter Frame Gap Register.	0x0000000B	R/W
0xB3	P1_LOOP	P1 MAC Loopback Enable Register.	0x00000000	R/W
0xB4	P1_RX_CRC_EN	P1 CRC Check Enable on Receive Register.	0x00000001	R/W
0xB5	P1_RX_IFG	P1 Receive Inter Frame Gap Register.	0x0000000A	R/W
0xB6	P1_RX_MAX_LEN	P1 Max Receive Frame Length Register.	0x00000618	R/W
0xB7	P1_RX_MIN_LEN	P1 Min Receive Frame Length Register.	0x00000040	R/W
0xB8	P1_LO_RFC	P1 Rx Low Priority FIFO Frame Count Register.	0x00000000	R
0xB9	P1_HI_RFC	P1 Rx High Priority FIFO Frame Count Register.	0x00000000	R
0xBA	P1_LO_RXSIZE	P1 Low Priority Rx FIFO Valid Half Words Register.	0x00000000	R
0xBB	P1_HI_RXSIZE	P1 High Priority Rx FIFO Valid Half Words Register.	0x00000000	R

## Identification Version Register

Address: 0x00, Reset: 0x00000010, Name: IDVER

Table 39. Bit Descriptions for IDVER

Bits	Bit Name	Description	Reset	Access
[31:8]	RESERVED	Reserved.	0x0	R
[7:4]	MAJVER	OPEN Alliance Major Version. Major version identifier of the OPEN Alliance serial 10BASE-T1x MAC-PHY interface specification supported by this device.	0x1	R
[3:0]	MINVER	OPEN Alliance Minor Version. Minor version identifier of the OPEN Alliance serial 10BASE-T1x MAC-PHY interface specification supported by this device.	0x0	R

## REGISTERS

## PHY Identification Register

Address: 0x01, Reset: 0x0283BC91, Name: PHYID

Table 40. Bit Descriptions for PHYID

Bits	Bit Name	Description	Reset	Access
[31:10]	OUI	Organizationally Unique Identifier (Bits[23:2]). The 22 bits in the OUI field correspond to the 22 most significant bits of the manufacturer's assigned 24-bit organizationally unique identifier (OUI). The OUI is arranged into the PHYID register such that OUI Bit 2 is located at PHYID Bit 31, and OUI Bit 23 is located at PHYID Bit 10.	0xA0EF	R
[9:4]	MODEL	Manufacturer's Model Number. The manufacturer's model number is used to identify the device.	0x9	R
[3:0]	REVISION	Manufacturer's Revision Number. The manufacturer's product revision number is used to indicate a revision level of the device.	0x1	R

## Supported Capabilities Register

Address: 0x02, Reset: 0x000006C3, Name: CAPABILITY

Table 41. Bit Descriptions for CAPABILITY

Bits	Bit Name	Description	Reset	Access
[31:11]	RESERVED	Reserved.	0x0	R
10	TXFCSVC	Transmit Frame Check Sequence Validation Capability. Indicates the ability to validate the FCS appended by and received from the SPI host. When this bit is set it also indicates the ability of the MAC to be configured to accept egress frames with padding and FCS appended by the SPI host, and send ingress frames to the SPI host with the received FCS. 0: transmit FCS validation is not supported. 1: transmit FCS validation is supported.	0x1	R
9	IPRAC	Indirect PHY Register Access Capability. Indicates if PHY registers are directly accessible within the SPI register memory space. 0: PHY registers are not indirectly accessible. 1: PHY registers are indirectly accessible.	0x1	R
8	DPRAC	Direct PHY Register Access Capability. Indicates if PHY registers are directly accessible within the SPI register memory space. 0: PHY registers are not directly accessible. 1: PHY registers are directly accessible.	0x0	R
7	CTC	Cut Through Capability. Indicates if the MAC-PHY device supports cut through transfer of frames through the MAC-PHY to and from the network. 0: cut through not supported. 1: cut through supported.	0x1	R
6	FTSC	Frame Time Stamp Capability. Frame Time Stamp Capability. Indicates if the MAC-PHY device supports the capturing of IEEE 1588 time stamps on frame receive from or transmit to the network. 1: IEEE 1588 time stamp capture on frame Tx/Rx is supported. 0: IEEE 1588 time stamp capture on frame Tx/Rx is not supported.	0x1	R
5	AIDC	Address Increment Disable Capability. Indicates if the MAC-PHY device supports the disabling of the automatic post-incrementing of the register address in control command reads and writes through the AID bit in the control command header. Address increment disable is not supported. This field is only used with the OPEN Alliance SPI protocol.	0x0	R
4	SEQC	Tx Data Chunk Sequence and Retry Capability. Indicates if the MAC-PHY supports monitoring the SEQ bit sent by the SPI host in the Tx data chunk header and the retry of Tx data chunks. This field is only used with the OPEN Alliance SPI protocol. 1: Tx data chunk sequence and retry is supported. 0: Tx data chunk sequence and retry is not supported.	0x0	R



## REGISTERS

Table 41. Bit Descriptions for CAPABILITY (Continued)

Bits	Bit Name	Description	Reset	Access
3	RESERVED	Reserved.	0x0	R
[2:0]	MINCPS	Minimum Supported Chunk Payload Size (CPS). Indicates the minimum size chunk payload that can be configured into the CPS field of the CONFIG0 register. The minimum supported chunk payload size is $2^N$ , where N is the value of these bits. This field is only used with the OPEN Alliance SPI protocol.  110: minimum supported chunk payload size is 64 bytes. 101: minimum supported chunk payload size is 32 bytes. 100: minimum supported chunk payload size is 16 bytes. 011: minimum supported chunk payload size is 8 bytes.	0x3	R

## Reset Control and Status Register

Address: 0x03, Reset: 0x00000000, Name: RESET

Table 42. Bit Descriptions for RESET

Bits	Bit Name	Description	Reset	Access
[31:1]	RESERVED	Reserved.	0x0	R
0	SWRESET	Software Reset. MAC-PHY Software Reset. The action of writing a 1 to this bit fully resets the MAC-PHY, including the integrated PHY, to an initial state including, but not limited to, resetting all state machines and registers to their default value. When this bit is set, the reset does not occur until $\overline{CS}$ is deasserted to allow for the control command write to complete. $\overline{CS}$ must be held asserted for at least 100 ns for the reset to take effect. This bit is self clearing.	0x0	W

## Configuration Register 0

Address: 0x04, Reset: 0x00000006, Name: CONFIG0

Table 43. Bit Descriptions for CONFIG0

Bits	Bit Name	Description	Reset	Access
[31:16]	RESERVED	Reserved.	0x0	R
15	SYNC	Configuration Synchronization. The state of this bit is reflected in the Rx footer SYNC bit. This bit defaults to 0 upon reset. When written to a 1 by the SPI host, writing 0 does not clear this bit. Immediately after any reset, the SYNC bit clears to 0 and RESETC bit is set to 1, and the interrupt pin asserts.  0: the MAC-PHY has reset and is not configured. 1: the MAC-PHY is configured.	0x0	R/W1S
14	TXFCSVE	Transmit Frame Check Sequence Validation Enable. When set, the final 4 octets of all Ethernet frames received are validated. CRC_APPEND must be 0 if this bit is set. That is, the MAC must not be configured to append a CRC to each transmitted frame.	0x0	R/W
13	CSARFE	$\overline{CS}$ Align Receive Frame Enable. When set, all receive Ethernet frames data only start at the beginning of the first receive chunk payload following $\overline{CS}$ assertion. The start word offset (SWO) is always 0. Receive frames can begin within any receive chunk when this bit is clear. Only applies to the OPEN Alliance SPI Protocol.	0x0	R/W
12	ZARFE	Zero Align Receive Frame Enable. When set, all receive Ethernet frames data are aligned to start at the beginning of the receive chunk payload with a SWO of 0. Receive frames can begin anywhere within the receive chunk payload when this bit is clear. Only applies to the OPEN Alliance SPI protocol.	0x0	R/W
[11:10]	TXCTHRESH	Transmit Credit Threshold. This field configures the number of transmit credits (TXC) of free buffer that must be available for writing before IRQn is asserted. 00 $\geq$ 1 credit (default), 01 $\geq$ 4 credits, 10 $\geq$ 8 credits, and 11 $\geq$ 16 credits. Only applies to the OPEN Alliance SPI Protocol.  00: $\geq$ 1 credit. 01: $\geq$ 4 credit. 10: $\geq$ 8 credit. 11: $\geq$ 16 credit.	0x0	R/W

## REGISTERS

Table 43. Bit Descriptions for CONFIG0 (Continued)

Bits	Bit Name	Description	Reset	Access
9	TXCTE	Transmit Cut Through Enable. This bit enables the cut through mode of frame transfer through the MAC-PHY device from the SPI host to the network. When cut through on Tx is enabled, the host must ensure that data is provided to the device at a rate of >10 Mbps to ensure frame transmission does not under run.	0x0	R/W
8	RXCTE	Receive Cut Through Enable. This bit enables the cut through mode of frame transfer through the MAC-PHY device from the network to the SPI host. Cut through must be enabled on device configuration before receiving frames is enabled. That is, enable cut through before setting P1_FWD_UNK2HOST or writing to the ADDR_FILTER_x registers. RXCTE must be 0 when using the generic SPI protocol.	0x0	R/W
7	FTSE	Frame Time Stamp Enable. This bit enables IEEE 1588 receive and transmit frame time stamps. 0: frame receive/transmit time stamps are disabled. 1: frame receive/transmit time stamps are enabled.	0x0	R/W
6	FTSS	Receive Frame Time Stamp Select. When supported by this MAC-PHY device and enabled by FTSE = 1, this bit configures the size and format of the time stamps appended to received frames and capture on request of transmit frames. 0: 32-bit time stamps. 1: 64-bit time stamps.	0x0	R/W
5	PROTE	Enable Control Data Read Write Protection. When set and using the OPEN Alliance SPI protocol, all control data written to and read from the MAC-PHY is transferred with its complement for detection of bit errors. When set and using the generic SPI protocol, a CRC8 must be provided on SDI, and read data on SDO provides a CRC8. Note this bit cannot be written. Its value is set via sensing a pin on power-up.	0x0	R
4	SEQE	Enable TX Data Chunk Sequence and Retry. When supported by this MAC-PHY device, this bit enables MAC-PHY monitoring of the SEQ bit transmitted in the Tx data chunk header by the SPI host and Tx data chunk retries. 0: support for Tx data chunk sequence and retry is disabled. The MAC-PHY ignores the Tx header SEQ bit. 1: support for Tx data chunk sequence and retry is enabled. The MAC-PHY monitors the SEQ bit in the Tx header and allows rewriting of the Tx data chunks when the SEQ bit does not change. Not supported. Only applies to the OPEN Alliance SPI protocol.	0x0	R/W
3	RESERVED	Reserved.	0x0	R
[2:0]	CPS	Chunk Payload Selector (N). Chunk Payload Size is 2 <sup>N</sup> . N = 3 minimum and 6 maximum. Default is 64 bytes. This field must be set on device configuration before frame transmission from the host starts and before enabling receiving frames into the Rx FIFOs. This field cannot be modified while transmitting a frame from the host or while sending a received frame to the host. Once the configuration synchronization (SYNC) bit is set, the chunk payload size does not change without a reset of the MAC-PHY. The minimum supported chunk payload size for this MAC-PHY device is indicated in the CPSMIN field of the capability register. Only applies to the OPEN Alliance SPI protocol. 011: chunk size is 8 bytes. 100: chunk size is 16 bytes. 101: chunk size is 32 bytes. 110: chunk size is 64 bytes.	0x6	R/W

## Configuration Register 2

Address: 0x06, Reset: 0x0000800, Name: CONFIG2

Vendor specific.

Table 44. Bit Descriptions for CONFIG2

Bits	Bit Name	Description	Reset	Access
[31:9]	RESERVED	Reserved.	0x4	R
8	TX_RDY_ON_EMPTY	Assert TX_RDY When the Tx FIFO is Empty. By default, TX_RDY asserts when a frame transmits. If this bit is set, TX_RDY asserts when the Tx FIFO is empty. This field is only used with the generic SPI protocol.	0x0	R/W
7	SFD_DETECT_SRC	Determines If the SFD is Detected in the PHY or MAC.	0x0	R/W

## REGISTERS

Table 44. Bit Descriptions for CONFIG2 (Continued)

Bits	Bit Name	Description	Reset	Access
		0: select the SFD from the PHY. This option provides the least jitter as the SFD is detected in the same 120 MHz clock domain as is used in 1588 timer logic. 1: select the SFD from the MAC. The SFD from the MAC is from the 25 MHz clock domain and results in additional jitter on the SFD detection.		
6	STATS_CLR_ON_RD	Statistics Clear on Reading. This field determines if the following registers/counters are cleared on reading: P1_RX_FRM_CNT, P1_RX_BCAST_CNT, P1_RX_MCAST_CNT, P1_RX_UCAST_CNT, P1_RX_CRC_ERR_CNT, P1_RX_ALGN_ERR_CNT, P1_RX_LS_ERR_CNT, P1_RX_PHY_ERR_CNT, P1_TX_FRM_CNT, P1_TX_BCAST_CNT, P1_TX_MCAST_CNT, P1_TX_UCAST_CNT, P1_RX_DROP_FULL_CNT, P1_RX_DROP_FILT_CNT, P1_RX_IFG_ERR_CNT, and CECC_ERRn 0: statistic counter is not cleared on reading. When the maximum value is reached, the counters roll over to 0x0. 1: clear statistics counters on reading. If a counter reaches its maximum value, the counter holds at its maximum until read. When using the generic SPI protocol, the status counters must be burst read in one SPI transaction to ensure all counters are cleared properly in sequence. If a single SPI register/counter is read, it clears and the next counter (address location) also clears when using the generic SPI protocol.	0x0	R/W
5	CRC_APPEND	Enable CRC Append. Enable CRC append in the MAC Tx path. Enables (1) or disables (0) CRC appendage by the MAC. If this field is set to 0, the MAC assumes that the host is providing a frame with a valid CRC header at the end. It is recommended that the host always appends a CRC32 with the frame as this provides errors detection over the SPI for transmitted frames. The CRC32 is checked as the frame is transmitted. If an error is detected, TXFCSE asserts. Similarly, on receive, the CRC32 is forwarded with the frame to the host where the host must verify it is correct.	0x0	R/W
4	P1_RCV_IFG_ERR_FRM	Admit Frames with IFG Errors on Port 1 (P1). If enabled, the MAC admits frames with IFG errors on Port 1. Enables reception of frames that violate the minimum IFG requirement on Port 1.	0x0	R/W
3	RESERVED	Reserved.	0x0	R/W
2	P1_FWD_UNK2HOST	Forward Frames Not Matching Any MAC Address to the Host. Determines the default rule for forwarding unknown frames. Frames with an unknown destination address are placed in the low priority FIFO.	0x0	R/W
[1:0]	MSPEED	SPI to MDIO Bridge MDC Clock Speed. 00: 2.5 MHz. 01: 4.166 MHz.	0x0	R/W

## Status Register 0

Address: 0x08, Reset: 0x00000040, Name: STATUS0

Table 45. Bit Descriptions for STATUS0

Bits	Bit Name	Description	Reset	Access
[31:13]	RESERVED	Reserved.	0x0	R
12	CDPE	Control Data Protection Error. When control data read/write protection is enabled, this bit indicates that the MAC-PHY detected an error in protected control write data received from the host. When not implemented, this bit must be reserved with a read-only value of 0. This field is only used with the OPEN Alliance SPI protocol.	0x0	R/W1C
11	TXFCSE	Transmit Frame Check Sequence Error. This bit indicates that a frame was received over SPI from the host with an invalid FCS appended. The frame is still forwarded from the device because the FCS is checked as the frame is being transmitted.	0x0	R/W1C
10	TTSCAC	Transmit Time Stamp Capture Available C.	0x0	R/W1C
9	TTSCAB	Transmit Time Stamp Capture Available B.	0x0	R/W1C
8	TTSCAA	Transmit Time Stamp Capture Available A.	0x0	R/W1C

## REGISTERS

Table 45. Bit Descriptions for STATUS0 (Continued)

Bits	Bit Name	Description	Reset	Access
7	PHYINT	PHY Interrupt for Port 1. Host software must read the MDIO Interrupt Status registers (PhySubsysIrqStatus or CrsmIrqStatus) to determine the source of the interrupt. On exiting power-on reset or pin reset, this bit asserts, but this field is masked from asserting an interrupt by default.	0x0	R
6	RESETC	Reset Complete. This bit is set when the MAC-PHY reset is complete and ready for configuration. When set, it generates a non-maskable interrupt assertion on IRQn to alert the SPI host. Additionally, setting the RESETC bit also sets EXST = 1 in the first Rx footer, or until this bit is cleared by action of the SPI host writing a 1.all Rx footers until this bit is cleared by action of the SPI host writing a 1, or this bit is masked.	0x1	R/W1C
5	HDRE	Header Error. When set, this bit indicates that the MAC-PHY has detected an invalid header received from the SPI host. The invalid header is due to a parity check error. This field is only used with the OPEN Alliance SPI protocol.	0x0	R/W1C
4	LOFE	Loss of Frame Error. When set, this bit indicates that the MAC-PHY has detected an early deassertion of $\overline{CS}$ before the expected end of a data chunk or command control transaction. Note that this bit also asserts if CDPE asserts.	0x0	R/W1C
3	RXBOE	Receive Buffer Overflow Error. When set, this bit indicates that the receive buffer (from the network) has overflowed and receive frame data was lost.	0x0	R/W1C
2	TXBUE	Host Tx FIFO Under Run Error. This error can only assert when cut through from the host is enabled. The host software must ensure this bit never asserts by writing frame data to the MAC at a rate greater than 10 Mbps.If an under run error occurs, transmit of the current packet stops.	0x0	R/W1C
1	TXBOE	Host Tx FIFO Overflow. The host software must ensure this bit never asserts by checking the space available in the Tx FIFO before writing to the Tx FIFO. If using the OPEN Alliance SPI Data protocol, the space in the Tx FIFO is indicated in the TXC field of the Rx footer. If using the Generic SPI protocol, the TX_SPACE register indicates the remaining space in the Tx FIFO. If the host Tx FIFO overflows, the frame being written is dumped and software may chose to resend the entire frame. Writes to the FIFO commence at the next SOF. There is always room for more than one frame in the Host Tx FIFO as it is 4 kB (or greater) in size. Therefore, a frame currently transmitting is interrupted by an overflow on the write side of the FIFO.	0x0	R/W1C
0	TXPE	Transmit Protocol Error. When set, this bit indicates that a Tx data chunk protocol error occurred. Data chunk received with DV = 1 but without a prior SV = 1. Data chunk received with SV = 1 but with no EV = 1 (repeated SV = 1 received). When using the generic SPI protocol, this bit indicates that the previous frame was not fully written. A write of the TX_FSIZE register was detected, but the MAC still expects further writes to the Tx register related to the previous frame size written to the TX_FSIZE register.	0x0	R/W1C

## Status Register 1

Address: 0x09, Reset: 0x00000000, Name: STATUS1

Table 46. Bit Descriptions for STATUS1

Bits	Bit Name	Description	Reset	Access
[31:13]	RESERVED	Reserved.	0x0	R/W1C
12	TX_ECC_ERR	ECC Error on Reading the Frame Size from a Tx FIFO. An uncorrectable ECC error was detected on a read of the size field from the Tx FIFO. The FIFO is automatically cleared and the frame associated with the ECC error and any other frames in the Tx FIFO are lost or dropped.	0x0	R/W1C
11	RX_ECC_ERR	ECC Error on Reading the Frame Size from an Rx FIFO. An uncorrectable ECC error was detected on a reading the frame size field from an Rx FIFO. The FIFO is automatically cleared and the frame associated with the ECC error and other frames in the Rx FIFO are not lost or dropped.	0x0	R/W1C
10	SPI_ERR	Detected an Error on an SPI Transaction. When using the generic SPI protocol, this field indicates that a CRC error was detected. This field is not used with the OPEN Alliance Protocol. See HDRE and CDPE in the <a href="#">Status Register 0</a> section for OPEN Alliance SPI errors.	0x0	R/W1C
9	RESERVED	Reserved.	0x0	R/W1C
8	P1_RX_IFG_ERR	Rx MAC Interframe Gap Error. If the IFG is too short, the frame is dropped on receive. The threshold used for measuring the IFG on receive can be set in the P1_RX_IFG register.	0x0	R/W1C
[7:6]	RESERVED	Reserved.	0x0	R
5	P1_RX_RDY_HI	Port1 Rx Ready High Priority. Indicates that there is a high priority frame available. This field does not drive the interrupt pin. This field is only used with the generic SPI protocol on LES.	0x0	R

## REGISTERS

Table 46. Bit Descriptions for STATUS1 (Continued)

Bits	Bit Name	Description	Reset	Access
4	P1_RX_RDY	Port 1 Rx FIFO Contains Data. In store and forward mode, this field indicates that there are 1 or more frames in Port 1 Rx FIFO. In cut through mode, this field indicates that the receive threshold (RX_THRESH) is reached or the EOF byte of a frame is received. If there are frames in both the Rx high and low priority FIFOs, the frame from the high priority FIFO is read first by default. This field is only used with the generic SPI protocol.	0x0	R
3	TX_RDY	Tx Ready. If TX_RDY_ON_EMPTY is 0, TX_RDY asserts when frame transmission completes. If TX_RDY_ON_EMPTY is 1, TX_RDY asserts when the Tx FIFO is empty and frame transmission completes. This bit is cleared by writing 1 to this field. This field is only used with the generic SPI protocol.	0x0	R/W1C
2	RESERVED	Reserved.	0x0	R
1	LINK_CHANGE	Link Status Changed. Indicates that the link status has changed on Port 1.	0x0	R/W1C
0	P1_LINK_STATUS	Port 1 Link Status. This bit does not generate an interrupt event. 0: link down. 1: link pp.	0x0	R

## Buffer Status Register

Address: 0x0B, Reset: 0x00007700, Name: BUFSTS

Table 47. Bit Descriptions for BUFSTS

Bits	Bit Name	Description	Reset	Access
[31:16]	RESERVED	Reserved.	0x0	R
[15:8]	TXC	Transmit Credits Available. Number of chunk buffers of transmit data currently available for the SPI host to write. Reading this field allows the SPI host to queue up the number of transmit chunks available into a single DMA, if desired. The value in this field is saturated to 31 and sent in the 5-bit TXC field of every RX data footer. The default (maximum) number of transmit buffer credits available is implementation specific. This field is only used with the OPEN Alliance SPI protocol	0x77	R
[7:0]	RCA	Receive Chunks Available. Number of chunks of receive data currently available for the SPI host to read. Reading this field allows the SPI host to queue up the number of receive chunks available into a single DMA, if desired. This field is only used with the OPEN Alliance SPI protocol.	0x0	R

## Interrupt Mask Register 0

Address: 0x0C, Reset: 0x00001FBF, Name: IMASK0

Table 48. Bit Descriptions for IMASK0

Bits	Bit Name	Description	Reset	Access
[31:13]	RESERVED	Reserved.	0x0	R
12	CDPEM	Control Data Protection Error Mask. Setting this bit to 1 prevents the control data protection error status bit in STATUS0 from asserting the footer EXST bit. This field is only used with the OPEN Alliance SPI protocol.	0x1	R/W
11	TXFCSEM	Transmit Frame Check Sequence Error Mask. Setting this bit to 1 prevents the transmit frame check sequence error status bit in STATUS0 from asserting the interrupt pin.	0x1	R/W
10	TTSCACM	Transmit Time Stamp Capture Available C Mask. Setting this bit to 1 prevents the Transmit Time Stamp Capture Available C status bit in STATUS0 from asserting the footer EXST bit.	0x1	R/W
9	TTSCABM	Transmit Time Stamp Capture Available B Mask. Setting this bit to 1 prevents the Transmit Time Stamp Capture Available B status bit in STATUS0 from asserting the footer EXST bit.	0x1	R/W
8	TTSCAAM	Transmit Time Stamp Capture Available A Mask. Setting this bit to 1 prevents the Transmit Time Stamp Capture Available A status bit in STATUS0 from asserting the footer EXST bit.	0x1	R/W
7	PHYINTM	Physical Layer Interrupt Mask. Setting this bit to 1 prevents the physical layer interrupt (PHYINT) status bit in STATUS0 from asserting the footer EXST bit.	0x1	R/W
6	RESETCM	RESET Complete Mask. This bit is reserved as a mask for the reset complete (RESETC) status bit. This bit is read only and always 0 because the RESETC status bit is a non maskable interrupt that causes IRQn to always assert when RESETC is set.	0x0	R

## REGISTERS

Table 48. Bit Descriptions for IMASK0 (Continued)

Bits	Bit Name	Description	Reset	Access
5	HDREM	Header Error Mask. Setting this bit to 1 prevents the header error (HDRE) status bit in STATUS0 from asserting the footer EXST bit. This field is only used with the OPEN Alliance SPI protocol.	0x1	R/W
4	LOFEM	Loss of Frame Error Mask. Setting this bit to 1 prevents the loss of the frame error (LOFE) status bit in STATUS0 from asserting the footer EXST bit.	0x1	R/W
3	RXBOEM	Receive Buffer Overflow Error Mask. Setting this bit to 1 prevents the receive buffer overflow error (RXBOE) status bit in STATUS0 from asserting the footer EXST bit.	0x1	R/W
2	TXBUEM	Transmit Buffer Underflow Error Mask. Setting this bit to 1 prevents the transmit buffer underflow error (TXBUE) status bit in STATUS0 from asserting the footer EXST bit.	0x1	R/W
1	TXBOEM	Transmit Buffer Overflow Error Mask. Setting this bit to 1 prevents the transmit buffer overflow error (TXBOE) status bit in STATUS0 from asserting the footer EXST bit.	0x1	R/W
0	TXPEM	Transmit Protocol Error Mask. Setting this bit to 1 prevents the transmit protocol error (TXPE) status bit in STATUS0 from asserting IRQn.	0x1	R/W

## Mask Bits for Driving the Interrupt Pin Register

Address: 0x0D, Reset: 0x43FA1F1A, Name: IMASK1

Table 49. Bit Descriptions for IMASK1

Bits	Bit Name	Description	Reset	Access
[31:13]	RESERVED	Reserved.	0x21FD0	R
12	TX_ECC_ERR_MASK	Mask Bit for TXF_ECC_ERR.	0x1	R/W
11	RX_ECC_ERR_MASK	Mask Bit for RXF_ECC_ERR.	0x1	R/W
10	SPI_ERR_MASK	Mask Bit for SPI_ERR. This field is only used with the generic SPI protocol.	0x1	R/W
9	RESERVED	Reserved.	0x1	R/W
8	P1_RX_IFG_ERR_MASK	Mask Bit for RX_IFG_ERR.	0x1	R/W
[7:5]	RESERVED	Reserved.	0x0	R
4	P1_RX_RDY_MASK	Mask Bit for P1_RX_RDY. This field is only used with the generic SPI protocol.	0x1	R/W
3	TX_RDY_MASK	Mask Bit for TX_FRM_DONE. This field is only used with the generic SPI protocol.	0x1	R/W
2	RESERVED	Reserved.	0x0	R
1	LINK_CHANGE_MASK	Mask Bit for LINK_CHANGE.	0x1	R/W
0	RESERVED	Reserved.	0x0	R

## Transmit Time Stamp Capture Register A (High)

Address: 0x10, Reset: 0x00000000, Name: TTSCAH

This field contains the upper 32 bits of the captured time stamp for when the requested frame was transmitted.

Table 50. Bit Descriptions for TTSCAH

Bits	Bit Name	Description	Reset	Access
[31:0]	TTSCH_A	Transmit Time Stamp A. Bits[63:32].	0x0	R

## Transmit Time Stamp Capture Register A (Low)

Address: 0x11, Reset: 0x00000000, Name: TTSCAL

This field contains the lower 32 bits of the captured time stamp for when the requested frame was transmitted.

## REGISTERS

Table 51. Bit Descriptions for TTSCAL

Bits	Bit Name	Description	Reset	Access
[31:0]	TTSCAL_A	Transmit Time Stamp A. Bits[31:0].	0x0	R

**Transmit Time Stamp Capture Register B (High)**

Address: 0x12, Reset: 0x00000000, Name: TTSCBH

This field contains the upper 32 bits of the captured time stamp for when the requested frame was transmitted.

Table 52. Bit Descriptions for TTSCBH

Bits	Bit Name	Description	Reset	Access
[31:0]	TTSCH_B	Transmit Time Stamp B. Bits[63:32].	0x0	R

**Transmit Time Stamp Capture Register B (Low)**

Address: 0x13, Reset: 0x00000000, Name: TTSCBL

This field contains the lower 32 bits of the captured time stamp for when the requested frame was transmitted.

Table 53. Bit Descriptions for TTSCBL

Bits	Bit Name	Description	Reset	Access
[31:0]	TTSCAL_B	Transmit Time Stamp B. Bits[31:0].	0x0	R

**Transmit Time Stamp Capture Register C (High)**

Address: 0x14, Reset: 0x00000000, Name: TTSCCH

This field contains the upper 32 bits of the captured time stamp for when the requested frame was transmitted.

Table 54. Bit Descriptions for TTSCCH

Bits	Bit Name	Description	Reset	Access
[31:0]	TTSCH_C	Transmit Time Stamp C. Bits[63:32].	0x0	R

**Transmit Time Stamp Capture Register C (Low)**

Address: 0x15, Reset: 0x00000000, Name: TTSCCL

This field contains the lower 32 bits of the captured time stamp for when the requested frame was transmitted.

Table 55. Bit Descriptions for TTSCCL

Bits	Bit Name	Description	Reset	Access
[31:0]	TTSCAL_C	Transmit Time Stamp C. Bits[31:0].	0x0	R

**MDIO Access Registers**

Address: 0x20 to 0x27 (Increments of 1), Reset: 0x8C000000, Name: MDIOACCn

Use this register to access the PHY registers via the SPI to MDIO bridge.



## REGISTERS

Table 56. Bit Descriptions for MDIOACCn

Bits	Bit Name	Description	Reset	Access
31	MDIO_TRDONE	Transaction Done. This bit must be written to 0 by the SPI host to initiate an MDIO transaction. The MAC-PHY sets this bit to 1 when the MDIO transaction has completed.	0x1	R/W
30	MDIO_TAERR	Turnaround Error. The MAC-PHY sets this bit to 1 when a turnaround error occurs during the MDIO transaction. If this occurs, the contents of the data field for read and read-post-increment-address operations is ignored.	0x0	R
[29:28]	MDIO_ST	Start of Frame. This field selects between Clause 45 and Clause 22 MDIO access. 01: Clause 22 00: Clause 45	0x0	R/W
[27:26]	MDIO_OP	Operation Code. 00: MD address command. 01: write command. 11: read command. 10: incremental read command.	0x3	R/W
[25:21]	MDIO_PRTAD	MDIO Port Address. This is the address of target port (PHY). This is called port address (PRTAD) for Clause 45, and called PHY address (PHYAD) for Clause 22.	0x0	R/W
[20:16]	MDIO_DEVAD	MDIO Device Address. When using Clause 45, this is the device address. When using Clause 22, this is the register address.	0x0	R/W
[15:0]	MDIO_DATA	Data/Address Value. For a write operation (Clause 45 or Clause 22) the SPI host must set this to the 16-bit value to be written. For an address operation (Clause 45), the SPI host must set this to the 16-bit register address value. For a read operation (Clause 45 or Clause 22), or for a read-post-increment-address operation (Clause 45), the SPI host must set this value to 0. On completion of the MDIO transaction (as indicated by TRDONE), the MAC-PHY sets this to the 16-bit value read.	0x0	R/W

## MAC Tx Frame Size Register

Address: 0x30, Reset: 0x00000000, Name: TX\_FSIZE

Table 57. Bit Descriptions for TX\_FSIZE

Bits	Bit Name	Description	Reset	Access
[31:11]	RESERVED	Reserved.	0x0	R
[10:0]	TX_FRM_SIZE	Transmit Frame Size. This field indicates the size of the frame that is written to the transmit FIFO in bytes when using the generic SPI protocol. The size must include the 2-byte frame header. This is used on the SPI side of the Tx FIFO to determine when the full frame written. When the full frame byte count is reached, subsequent writes to MAC_TX register are ignored until the MAC_TXF_SIZE is written again. This field is only used with the generic SPI protocol.	0x0	R/W

## MAC Transmit Register

Address: 0x31, Reset: 0x00000000, Name: TX

The transmit FIFO is written via this register.

Table 58. Bit Descriptions for TX

Bits	Bit Name	Description	Reset	Access
[31:0]	TDR	Transmit Data Register. Writing to this register adds 4 bytes to the host Tx FIFO. Note that the last word of a frame can only contain less than 4 bytes of data. The hardware uses MAC_TXF_SIZE to determine if there is 1 byte, 2 bytes, 3 bytes, or 4 bytes valid in the last SPI write of a frame. Only used with the generic SPI protocol.	0x0	W

## REGISTERS

## Tx FIFO Space Register

Address: 0x32, Reset: 0x00000FFF, Name: TX\_SPACE

Table 59. Bit Descriptions for TX\_SPACE

Bits	Bit Name	Description	Reset	Access
[31:14]	RESERVED	Reserved.	0x0	R
[13:0]	TX_SPACE	Transmit FIFO Space Available in Half Words (16 Bits). This is used by the host software to determine if there is space in the Tx FIFO for a frame. Note that the software can queue 2 frames for transmission and wait for a TX_RDY interrupt, or it can fill the Tx FIFO with multiple frames and use TX_SPACE to determine if there is space for the next frame. Note that an extra 2 words of space are needed per frame in the host TX FIFO to store the frame size and header. For example, if the TX_SPACE is 64, the maximum size frame that can be written is $(64 - 2) \times 2$ bytes = 124 bytes. Only used with the generic SPI protocol.	0xFFFF	R

## Transmit Threshold Register

Address: 0x34, Reset: 0x00000041, Name: TX\_THRESH

Table 60. Bit Descriptions for TX\_THRESH

Bits	Bit Name	Description	Reset	Access
[31:6]	RESERVED	Reserved.	0x1	R
[5:0]	HOST_TX_THRESH	Host Transmit Start Threshold in Cut Through. When cut through on Tx is enabled (TX_CUT_THRU_EN = 1), this field is used to set the threshold in half words (16 bits) at which frame transmission starts for frames coming from the host. The range of valid values for this field is 1 to 26 half words.	0x1	R/W

## MAC FIFO Clear Register

Address: 0x36, Reset: 0x00000000, Name: FIFO\_CLR

Table 61. Bit Descriptions for FIFO\_CLR

Bits	Bit Name	Description	Reset	Access
[31:2]	RESERVED	Reserved.	0x0	R
1	MAC_TXF_CLR	Clear the Host Transmit FIFO. If a frame is currently being transmitted, the transmission stops and a bad CRC is appended to the frame.	0x0	W
0	MAC_RXF_CLR	Clear the Receive FIFOs. Writes to the Rx FIFO resume at the start of the next frame.	0x0	W

## Scratch Registers

Address: 0x37 to 0x3A (Increments of 1), Reset: 0x00000000, Name: SCRATCHn

Table 62. Bit Descriptions for SCRATCHn

Bits	Bit Name	Description	Reset	Access
[31:0]	SCRATCH_DATA	Scratch Data.	0x0	R/W

## MAC Reset Status Register

Address: 0x3B, Reset: 0x00000003, Name: MAC\_RST\_STATUS

If this register returns 0x00000000\_00000001 when read, the oscillator clock is active, but the 25 MHz crystal clock is not active.

If this register returns 0x00000000\_00000003 when read, both the oscillator clock and the 25 MHz crystal clock are active.

If this register returns 0x00000000\_00000000 (SDO output pad is enabled while  $\overline{CS}$  is low), the SPI slave and MAC core are both still in reset.

## REGISTERS

Only single SPI reads of this register are supported. An SPI burst read must not increment into this register.

**Table 63. Bit Descriptions for MAC\_RST\_STATUS**

Bits	Bit Name	Description	Reset	Access
[31:2]	RESERVED	Reserved.	0x0	R
1	MAC_CRYSL_CLK_RDY	MAC Crystal Clock Ready. If 0, this field indicates that the MAC core has not been released from reset. If 1, this field indicates that the MAC core is released from reset. The MAC core is released from reset when the crystal clock (25 MHz) is ready.	0x1	R
0	MAC_OSC_CLK_RDY	MAC Oscillator Clock Ready.	0x1	R

### Software Reset Register

Address: 0x3C, Reset: 0x00000000, Name: SOFT\_RST

**Table 64. Bit Descriptions for SOFT\_RST**

Bits	Bit Name	Description	Reset	Access
[31:16]	RESERVED	Reserved.	0x0	R
[15:0]	RST_KEY	Software Reset. Write a pair of keys in order and back to back on the SPI to trigger a reset. 0x4F1C: Key 1 to reset the MAC logic only. 0xC1F4: Key 2 to reset the MAC logic only. Reset does not take effect until $\overline{CS}$ is brought high, and $\overline{CS}$ must be held asserted for at least 100 ns for the reset to take effect. If the MAC-PHY is in software power-down mode, the MAC_ONLY reset has no effect. That is, CRSM_SFT_P_CNTRL.CRSM_SFT_PD must be 0. 0x6F1A: Key 1 to request release of reset to the MAC core logic. Use MAC_RST_EXIT_REQ_KEYx to request a release of reset to the MAC core logic when the 25 MHz crystal clock is not available. This brings the MAC out of reset using the oscillator clock (12.5 MHz to 25.7 MHz). SPI accesses can then proceed at 15 MHz to allow debug access to MAC and PHY registers. 0xA1F6: Key 2 to request release of reset to the MAC core logic.	0x0	W

### Inject an Error on MISO from the DUT Register

Address: 0x3D, Reset: 0x00000000, Name: SPI\_INJ\_ERR

**Table 65. Bit Descriptions for SPI\_INJ\_ERR**

Bits	Bit Name	Description	Reset	Access
[31:1]	RESERVED	Reserved.	0x0	R
0	TEST_SPI_INJ_ERR	Inject an Error on the SPI MISO Path. This function allows software to test that errors received on MISO are properly detected in software. If set and using the OPEN Alliance SPI protocol for data transaction, the parity bit in the Rx footer is inverted. Also, the time stamp parity bit in the in Rx footer is inverted. If set and using the OPEN Alliance SPI protocol for protected control burst write transactions, starting from the second word in a burst, the MS bit of each echoed 32-bit word is inverted. If set and using the OPEN Alliance SPI protocol for protected control read transactions, the MS bit of each 32-bit complement word is inverted. If set and using the generic SPI protocol with protection enabled, the CRC8 returned on a register read is inverted.	0x0	R/W

### FIFO Sizes Register

Address: 0x3E, Reset: 0x00000464, Name: FIFO\_SIZE

Before modifying the FIFO sizes, frame reception and transmission must be stopped and the FIFOs must be empty.

Configure the forwarding rules to drop all frames and set P1\_UNK2HOST to 0 to ensure all received frames are dropped.

Use RXF\_CLR & TXF\_CLR to reset the FIFOs. Then, the FIFO sizes can be modified.

The total FIFO size must be less than or equal to 28 kB.

## REGISTERS

Table 66. Bit Descriptions for FIFO\_SIZE

Bits	Bit Name	Description	Reset	Access
[31:12]	RESERVED	Reserved.	0x0	R
[11:8]	P1_RX_HI_SIZE	Port 1 Rx High Priority FIFO Size. 0000: 0 kB. 0001: 2 kB. 0010: 4 kB. 0011: 6 kB. 0100: 8 kB. 0101: 10 kB. 0110: 12 kB. 0111: 14 kB. 1000: 16 kB.	0x4	R/W
[7:4]	P1_RX_LO_SIZE	Port 1 Rx Low Priority FIFO Size. 0000: 0 kB. 0001: 2 kB. 0010: 4 kB. 0011: 6 kB. 0100: 8 kB. 0101: 10 kB. 0110: 12 kB. 0111: 14 kB. 1000: 16 kB.	0x6	R/W
[3:0]	HTX_SIZE	Host Transmit FIFO Size. 0000: 0 kB. 0001: 2 kB. 0010: 4 kB. 0011: 6 kB. 0100: 8 kB. 0101: 10 kB. 0110: 12 kB. 0111: 14 kB. 1000: 16 kB.	0x4	R/W

**Tx FIFO Frame Count Register**

Address: 0x3F, Reset: 0x00000000, Name: TFC

For debug only. Number of frames in the transmit FIFO.

Table 67. Bit Descriptions for TFC

Bits	Bit Name	Description	Reset	Access
[31:9]	RESERVED	Reserved.	0x0	R
[8:0]	TFC	Number of Frames in the Tx FIFO.	0x0	R

**Tx FIFO Valid Half Words Register**

Address: 0x40, Reset: 0x00000000, Name: TXSIZE

Number of Valid Half Words (16 Bit) in the Host Tx FIFO.

## REGISTERS

Table 68. Bit Descriptions for TXSIZE

Bits	Bit Name	Description	Reset	Access
[31:14]	RESERVED	Reserved.	0x0	R
[13:0]	TX_SIZE	Data in the Tx FIFO. Number of Half Words (16 Bit).	0x0	R

## Host Tx Frames Dropped Due to FIFO Overflow Register

Address: 0x41, Reset: 0x00000000, Name: HTX\_OVF\_FRM\_CNT

Table 69. Bit Descriptions for HTX\_OVF\_FRM\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	HTX_OVF_FRM_CNT	Counts Host Tx Frames Dropped Due to FIFO Overflow.	0x0	R

## Address of a Detected ECC Error in Memory Register

Address: 0x42, Reset: 0x00000000, Name: MECC\_ERR\_ADDR

Table 70. Bit Descriptions for MECC\_ERR\_ADDR

Bits	Bit Name	Description	Reset	Access
[31:14]	RESERVED	Reserved.	0x0	R
[13:0]	MECC_ERR_ADDR	Address of an Uncorrectable ECC Error in Memory. This is the address of the first uncorrectable ECC error detected. That is when either RX_ECC_ERR or TX_ECC_ERR assert. When RX_ECC_ERR and TX_ECC_ERR are cleared, the register is opened to catch the address of the next ECC error. SRAM is 16 bits wide and this address points to a location in SRAM.	0x0	R

## Corrected ECC Error Counters Register

Address: 0x43 to 0x49 (Increments of 1), Reset: 0x00000000, Name: CECC\_ERRn

Table 71. Bit Descriptions for CECC\_ERRn

Bits	Bit Name	Description	Reset	Access
[31:10]	RESERVED	Reserved.	0x0	R
[9:0]	CECC_ERR_CNT	Corrected ECC Error Count. The counters map to FIFOs as follows: CECC_ERR[0] low priority Rx FIFO for P1CECC_ERR[1], high priority Rx FIFO for P1CECC_ERR[4] - Tx FIFO from the host.	0x0	R

## MAC Address Rule and DA Filter Upper 16 Bits Registers

Address: 0x50 to 0x6E (Increments of 2), Reset: 0x00000000, Name: ADDR\_FILTER\_UPRn

Contains the upper 16 bits of a MAC address and the filtering rule associated with the MAC address.

When writing the ADDR\_FILTER\_x registers, two register locations must be written in order for a given table entry.

For example, to write table entry 0, the registers must be written in the following order:

1. ADDR\_FILTER\_UPR0.
2. ADDR\_FILTER\_LWR0.

Table 72. Bit Descriptions for ADDR\_FILTER\_UPRn

Bits	Bit Name	Description	Reset	Access
31	RESERVED	Reserved.	0x0	R/W
30	APPLY2PORT1	Apply to Port 1. 0: do not apply to Port 1. Do not apply this table entry/rule to frames received on Port 1.	0x0	R/W

## REGISTERS

Table 72. Bit Descriptions for ADDR\_FILTER\_UPRn (Continued)

Bits	Bit Name	Description	Reset	Access
		1: apply to Port 1. Apply this table entry/rule to frames received on Port 1.		
[29:20]	RESERVED	Reserved.	0x0	R
19	HOST_PRI	Host Rx Port Priority. On the receive port to the host, there are two FIFOs: low and high priority. This field determines which FIFO the frame is placed in. 0 = low priority, and 1 = high priority. By default, memory resources are provided for a high priority FIFO. However, if the memory assigned to the high priority FIFO is moved to another FIFO by writing to the FIFO_SIZE register, this field must not be set to 1.	0x0	R/W
[18:17]	RESERVED	Reserved.	0x0	R
16	TO_HOST	Forward Frames Matching This MAC Address to the Host. If APPLY2PORT1 is set to 1 and TO_HOST is 1, frames matching this DA are forwarded to the host. If TO_HOST is 0, frames matching the DA for this entry are dropped.	0x0	R/W
[15:0]	MAC_ADDR, Bits[47:32]	MAC Address.	0x0	R/W

## MAC Address DA Filter Lower 32 Bits Registers

Address: 0x51 to 0x6F (Increments of 2), Reset: 0x00000000, Name: ADDR\_FILTER\_LWRn

Contains the lower 32 bits of a MAC address in the DA filter table.

A write to one of these registers must be preceded by a write to the corresponding ADDR\_FILTER\_UPRn register.

Table 73. Bit Descriptions for ADDR\_FILTER\_LWRn

Bits	Bit Name	Description	Reset	Access
[31:0]	MAC_ADDR, Bits[31:0]	MAC Address.	0x0	R/W

## Upper 16 Bits of the MAC Address Mask Register

Address: 0x70 to 0x72 (Increments of 2), Reset: 0x0000FFFF, Name: ADDR\_MSK\_UPRn

The upper 16 bits of a MAC address mask in the DA mask table.

When writing the ADDR\_MSK\_x registers, all two register locations must be written in order for a given table entry. They must be written in order with the UPR register written first and the LWR register written last.

Table 74. Bit Descriptions for ADDR\_MSK\_UPRn

Bits	Bit Name	Description	Reset	Access
[31:16]	RESERVED	Reserved.	0x0	R
[15:0]	MAC_ADDR_MASK, Bits[47:32]	MAC Address Bit Mask for the Address Table.	0xFFFF	R/W

## Lower 32 Bits of the MAC Address Mask Register

Address: 0x71 to 0x73 (Increments of 2), Reset: 0xFFFFFFFF, Name: ADDR\_MSK\_LWRn

The lower 32 bits of a MAC address mask in the DA mask table.

When writing the ADDR\_MSK\_x registers, all two register locations must be written in order for a given table entry. The register locations must be written in order with the UPR register written first and the LWR register written last.

Table 75. Bit Descriptions for ADDR\_MSK\_LWRn

Bits	Bit Name	Description	Reset	Access
[31:0]	MAC_ADDR_MASK, Bits[31:0]	MAC Address Bit Mask for the Address Table.	0xFFFFFFFF	R/W

## REGISTERS

**Time Stamp Accumulator Addend Register**

Address: 0x80, Reset: 0x85555555, Name: TS\_ADDEND

Table 76. Bit Descriptions for TS\_ADDEND

Bits	Bit Name	Description	Reset	Access
[31:0]	TS_ADDEND	Time Stamp Accumulator Addend.	0x85555555	R/W

**Timer Update Compare Register**

Address: 0x81, Reset: 0x3B9ACA00, Name: TS\_1SEC\_CMP

Table 77. Bit Descriptions for TS\_1SEC\_CMP

Bits	Bit Name	Description	Reset	Access
[31:0]	TS_1SEC_CMP	Time Stamp 1 Second Compare Value.	0x3B9ACA00	R/W

**Seconds Counter Register**

Address: 0x82, Reset: 0x00000000, Name: TS\_SEC\_CNT

Use this register to write to the seconds counter.

Table 78. Bit Descriptions for TS\_SEC\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	TS_SEC_CNT	Write to the Seconds Counter.	0x0	R/W

**Nanoseconds Counter Register**

Address: 0x83, Reset: 0x00000000, Name: TS\_NS\_CNT

Use this register to write to the nanoseconds counter.

Table 79. Bit Descriptions for TS\_NS\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	TS_NS_CNT	Write to the Nanoseconds Counter. This register must be programmed with a value that is divisible by 16 decimal because the counters are driven by a 120 MHz clock and increment in steps of 16.	0x0	R/W

**Timer Configuration Register**

Address: 0x84, Reset: 0x00000000, Name: TS\_CFG

Table 80. Bit Descriptions for TS\_CFG

Bits	Bit Name	Description	Reset	Access
[31:5]	RESERVED	Reserved.	0x0	R
4	TS_CAPT_FREE_CNT	Capture the Free Running Counter. When this bit is 1 and FTSS is 0, the time stamps are captured from the 32-bit free running counter. If this bit is 0 and FTSS is 0, the 32-bit time stamps as defined in the OPEN Alliance MAC-PHY specification are captured. If FTSS is 1, the 64 bit time stamps as defined in the OPEN Alliance MAC-PHY specification are captured.	0x0	R/W
3	TS_TIMER_STOP	Stop Toggling the TS_TIMER Output. Write 1 to this field to stop the TS_TIMER output toggling and return it to its default value. Write to the TS_TIMER_START registers to start the TS_TIMER output signal again. This bit automatically clears to 0.	0x0	W
2	TS_TIMER_DEF	The Default Value for the TS_TIMER Output. To change the default value of the TS_TIMER from 0, write 1 to this field before enabling the TS_TIMER (it is enabled when TS_TSTART is	0x0	R/W



## REGISTERS

Table 80. Bit Descriptions for TS\_CFG (Continued)

Bits	Bit Name	Description	Reset	Access
		written). Note that on writing 1 to this register, the TS_TIMER output immediately toggles from 0 to 1. Writing to this field has no effect if the TS_TIMER has already been enabled.		
1	TS_CLR	Clear the 1588 Time Stamp Counters. Write a 1 to reset the time stamp counters to 0. This field automatically clears to 0 after it is written to 1. Four counters are cleared, the accumulator, the nanoseconds counter, the seconds counter, and the free running counter.	0x0	W
0	TS_EN	Enable the 1588 Time Stamp Counter. When set to 1, the time stamp counter is enabled and time stamps are captured for all received frames. The counters are not cleared when TS_EN is 0, they simply freeze. Therefore, it is recommended to write to use TS_CLR after disabling the counters to get them to a known state before starting again.	0x0	R/W

## High Period for TS\_TIMER Register

Address: 0x85, Reset: 0x00000000, Name: TS\_TIMER\_HI

Table 81. Bit Descriptions for TS\_TIMER\_HI

Bits	Bit Name	Description	Reset	Access
[31:0]	TS_TIMER_HI	TS_TIMER High Period. This register must be programmed with a value that is divisible by 16 decimal because the counters are driven by a 120 MHz clock and increment in steps of 16. The minimum value that can be written to this field is 16 decimal.	0x0	R/W

## Low Period for TS\_TIMER Register

Address: 0x86, Reset: 0x00000000, Name: TS\_TIMER\_LO

Table 82. Bit Descriptions for TS\_TIMER\_LO

Bits	Bit Name	Description	Reset	Access
[31:0]	TS_TIMER_LO	TS_TIMER Low Period. This register must be programmed with a value that is divisible by 16 decimal because the counters are driven by a 120 MHz clock and increment in steps of 16. The minimum value that can be written to this field is 16 decimal.	0x0	R/W

## Quantization Error Correction Register

Address: 0x87, Reset: 0x00000000, Name: TS\_TIMER\_QE\_CORR

Table 83. Bit Descriptions for TS\_TIMER\_QE\_CORR

Bits	Bit Name	Description	Reset	Access
[31:8]	RESERVED	Reserved.	0x0	R
[7:0]	TS_TIMER_QE_CORR	TS_TIMER Quantization Error Correction Value. If the required TS_TIMER low and high periods are not directly divisible by 16, program this field with a value between 0 and 15 to compensate for the TS_TIMER quantization error.	0x0	R/W

## TS\_TIMER Counter Start Time Register

Address: 0x88, Reset: 0x00000000, Name: TS\_TIMER\_START

Point in Time at Which to Start the TS\_TIMER Counter.

Table 84. Bit Descriptions for TS\_TIMER\_START

Bits	Bit Name	Description	Reset	Access
[31:0]	TS_TSTART	Point in Time at Which to Start the TS_TIMER Counter. Writing to this register starts the TS_TIMER output. To start the TS_TIMER output, this field must be written to a value greater than or equal to 16. After the	0x0	R/W

## REGISTERS

Table 84. Bit Descriptions for TS\_TIMER\_START (Continued)

Bits	Bit Name	Description	Reset	Access
		TS_TIMER starts, writing to TS_TIMER_STOP stops the timer and returns the TS_TIMER output to its default value.		

**TS\_CAPT Pin 0 Time Stamp Register**

Address: 0x89, Reset: 0x00000000, Name: TS\_EXT\_CAPT0

Time stamp captured on the assertion of the TS\_CAPT pin.

Table 85. Bit Descriptions for TS\_EXT\_CAPT0

Bits	Bit Name	Description	Reset	Access
[31:0]	TS_EXT_CAPTD, Bits[31:0]	Time Stamp Captured on the Assertion of the TS_CAPT Pin.	0x0	R

**TS\_CAPT Pin 1 Time Stamp Register**

Address: 0x8A, Reset: 0x00000000, Name: TS\_EXT\_CAPT1

Time stamp captured on the assertion of the TS\_CAPT pin.

Table 86. Bit Descriptions for TS\_EXT\_CAPT1

Bits	Bit Name	Description	Reset	Access
[31:0]	TS_EXT_CAPTD, Bits[63:32]	Time stamp captured on the assertion of the TS_CAPT pin.	0x0	R

**TS\_CAPT Free Running Counter Register**

Address: 0x8B, Reset: 0x00000000, Name: TS\_FREECNT\_CAPT

Capture of the free running counter when TS\_CAPT asserts.

Table 87. Bit Descriptions for TS\_FREECNT\_CAPT

Bits	Bit Name	Description	Reset	Access
[31:0]	TS_CNT_CAPTD	Captured Free Running Counter. This 32-bit counter is captured on the assertion of TS_CAPT pin, as is TS_EXT_CAPT.	0x0	R

**P1 MAC Rx Frame Size Register**

Address: 0x90, Reset: 0x00000000, Name: P1\_RX\_FSIZE

Table 88. Bit Descriptions for P1\_RX\_FSIZE

Bits	Bit Name	Description	Reset	Access
[31:11]	RESERVED	Reserved.	0x0	R
[10:0]	P1_RX_FRM_SIZE	Receive Frame Size. The size of the frame at the head of the Rx FIFO in bytes. The size includes the appended header. When using the generic SPI protocol, this register must be read before reading a frame from a receive FIFO via P1_RX.	0x0	R

**P1 MAC Receive Register**

Address: 0x91, Reset: 0x00000000, Name: P1\_RX

The receive FIFO is read via this register.

It is possible to burst read data from the Rx FIFO over SPI.

## REGISTERS

Table 89. Bit Descriptions for P1\_RX

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_RDR	Receive Data Register. This field is only used with the generic SPI protocol. Reading this register returns the four bytes at the top of the receive FIFO and pops these four bytes from the FIFO. The upper 8 bits contain the first byte, the next 8 bits contain the second byte, and so on. When a complete frame is read out, no further data is returned from the P1 Rx FIFOs until the P1_RX_FRM_SIZE register is read first. Only used with the generic SPI protocol.	0x0	R

**P1 Rx Frame Count Register**

Address: 0xA0, Reset: 0x00000000, Name: P1\_RX\_FRM\_CNT

Table 90. Bit Descriptions for P1\_RX\_FRM\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_RX_FRM_CNT	Rx Frame Count. This counter increments for received good and bad frames.	0x0	R

**P1 Rx Broadcast Frame Count Register**

Address: 0xA1, Reset: 0x00000000, Name: P1\_RX\_BCAST\_CNT

Table 91. Bit Descriptions for P1\_RX\_BCAST\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_RX_BCAST_CNT	Rx Broadcast Frame Count. This counter increments for received good and bad frames.	0x0	R

**P1 Rx Multicast Frame Count Register**

Address: 0xA2, Reset: 0x00000000, Name: P1\_RX\_MCAST\_CNT

Table 92. Bit Descriptions for P1\_RX\_MCAST\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_RX_MCAST_CNT	Rx Multicast Frame Count. This counter increments for received good and bad frames.	0x0	R

**P1 Rx Unicast Frame Count Register**

Address: 0xA3, Reset: 0x00000000, Name: P1\_RX\_UCAST\_CNT

Table 93. Bit Descriptions for P1\_RX\_UCAST\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_RX_UCAST_CNT	Rx Unicast Frame Count.	0x0	R

**P1 Rx CRC Errored Frame Count Register**

Address: 0xA4, Reset: 0x00000000, Name: P1\_RX\_CRC\_ERR\_CNT

Table 94. Bit Descriptions for P1\_RX\_CRC\_ERR\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_RX_CRC_ERR_CNT	Rx CRC Errored Frame Count.	0x0	R

**P1 Rx Align Error Count Register**

Address: 0xA5, Reset: 0x00000000, Name: P1\_RX\_ALGN\_ERR\_CNT

## REGISTERS

Table 95. Bit Descriptions for P1\_RX\_ALGN\_ERR\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_RX_ALGN_ERR_CNT	Rx Align Error Count.	0x0	R

**P1 Rx Long/Short Frame Error Count Register**

Address: 0xA6, Reset: 0x00000000, Name: P1\_RX\_LS\_ERR\_CNT

Table 96. Bit Descriptions for P1\_RX\_LS\_ERR\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_RX_LS_ERR_CNT	Rx Long/Short Frame Error Count.	0x0	R

**P1 Rx PHY Error Count Register**

Address: 0xA7, Reset: 0x00000000, Name: P1\_RX\_PHY\_ERR\_CNT

Table 97. Bit Descriptions for P1\_RX\_PHY\_ERR\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_RX_PHY_ERR_CNT	Rx PHY Error Count.	0x0	R

**P1 Tx Frame Count Register**

Address: 0xA8, Reset: 0x00000000, Name: P1\_TX\_FRM\_CNT

Table 98. Bit Descriptions for P1\_TX\_FRM\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_TX_FRM_CNT	Tx Frame Count.	0x0	R

**P1 Tx Broadcast Frame Count Register**

Address: 0xA9, Reset: 0x00000000, Name: P1\_TX\_BCAST\_CNT

Table 99. Bit Descriptions for P1\_TX\_BCAST\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_TX_BCAST_CNT	Tx Broadcast Frame Count.	0x0	R

**P1 Tx Multicast Frame Count Register**

Address: 0xAA, Reset: 0x00000000, Name: P1\_TX\_MCAST\_CNT

Table 100. Bit Descriptions for P1\_TX\_MCAST\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_TX_MCAST_CNT	Tx Multicast Frame Count.	0x0	R

**P1 Tx Unicast Frame Count Register**

Address: 0xAB, Reset: 0x00000000, Name: P1\_TX\_UCAST\_CNT

Table 101. Bit Descriptions for P1\_TX\_UCAST\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_TX_UCAST_CNT	Tx Unicast Frame Count.	0x0	R

## REGISTERS

**P1 Rx Frames Dropped Due to FIFO Full Register**

Address: 0xAC, Reset: 0x00000000, Name: P1\_RX\_DROP\_FULL\_CNT

Table 102. Bit Descriptions for P1\_RX\_DROP\_FULL\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_RX_DROP_FULL_CNT	Rx Frames Dropped Due to FIFO Full. Counts frames dropped due to a full receive FIFO.	0x0	R

**P1 Rx Frames Dropped Due to Filtering Register**

Address: 0xAD, Reset: 0x00000000, Name: P1\_RX\_DROP\_FILTER\_CNT

Table 103. Bit Descriptions for P1\_RX\_DROP\_FILTER\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_RX_DROP_FILTER_CNT	Rx Frames Dropped Due to Filtering.	0x0	R

**Frame Received on Port 1 with IFG Errors Register**

Address: 0xAE, Reset: 0x00000000, Name: P1\_RX\_IFG\_ERR\_CNT

Table 104. Bit Descriptions for P1\_RX\_IFG\_ERR\_CNT

Bits	Bit Name	Description	Reset	Access
[31:0]	P1_RX_IFG_ERR_CNT	IFG Error Counter for Port 1 Received Frames.	0x0	R

**P1 Transmit Interframe Gap Register**

Address: 0xB0, Reset: 0x0000000B, Name: P1\_TX\_IFG

Table 105. Bit Descriptions for P1\_TX\_IFG

Bits	Bit Name	Description	Reset	Access
[31:8]	RESERVED	Reserved.	0x0	R
[7:0]	P1_TX_IFG	Interframe Gap. Generates an IFG of $(P1\_TX\_IFG + 1) \times 8$ bit times between frames on Tx.	0xB	R/W

**P1 MAC Loopback Enable Register**

Address: 0xB3, Reset: 0x00000000, Name: P1\_LOOP

Table 106. Bit Descriptions for P1\_LOOP

Bits	Bit Name	Description	Reset	Access
[31:1]	RESERVED	Reserved.	0x0	R
0	P1_LOOPBACK_EN	MAC Loopback. Enable loopback on the MII interface to the PHY. 0: normal operation, loopback disabled. 1: loopback enabled.	0x0	R/W

**P1 CRC Check Enable on Receive Register**

Address: 0xB4, Reset: 0x00000001, Name: P1\_RX\_CRC\_EN

Table 107. Bit Descriptions for P1\_RX\_CRC\_EN

Bits	Bit Name	Description	Reset	Access
[31:1]	RESERVED	Reserved.	0x0	R

## REGISTERS

Table 107. Bit Descriptions for P1\_RX\_CRC\_EN (Continued)

Bits	Bit Name	Description	Reset	Access
0	P1_CRC_CHK_EN	CRC Check Enable on Receive.	0x1	R/W

**P1 Receive Interframe Gap Register**

Address: 0xB5, Reset: 0x0000000A, Name: P1\_RX\_IFG

Table 108. Bit Descriptions for P1\_RX\_IFG

Bits	Bit Name	Description	Reset	Access
[31:6]	RESERVED	Reserved.	0x0	R
[5:0]	P1_RX_IFG	Interframe Gap. The receive MAC checks that the IFG is greater than P1_RX_IFG × 8 bit times. If the received IFG is too small, the MAC drops the received frame and asserts P1_RX_IFG_ERR. The maximum value supported in this field is 63 decimal.	0xA	R/W

**P1 Max Receive Frame Length Register**

Address: 0xB6, Reset: 0x00000618, Name: P1\_RX\_MAX\_LEN

Maximum receive frame length in bytes.

Table 109. Bit Descriptions for P1\_RX\_MAX\_LEN

Bits	Bit Name	Description	Reset	Access
[31:16]	RESERVED	Reserved.	0x0	R
[15:0]	P1_MAX_FRM_LEN	Maximum Frame Length on Receive.	0x618	R/W

**P1 Min Receive Frame Length Register**

Address: 0xB7, Reset: 0x00000040, Name: P1\_RX\_MIN\_LEN

Minimum receive frame length in bytes.

Table 110. Bit Descriptions for P1\_RX\_MIN\_LEN

Bits	Bit Name	Description	Reset	Access
[31:16]	RESERVED	Reserved.	0x0	R
[15:0]	P1_MIN_FRM_LEN	Minimum frame length on receive.	0x40	R/W

**P1 Rx Low Priority FIFO Frame Count Register**

Address: 0xB8, Reset: 0x00000000, Name: P1\_LO\_RFC

The number of frames in the receive FIFO.

Table 111. Bit Descriptions for P1\_LO\_RFC

Bits	Bit Name	Description	Reset	Access
[31:9]	RESERVED	Reserved.	0x0	R
[8:0]	P1_LO_RFC	Receive Frame Count for the Low Priority FIFO. The number of frames in the Rx FIFO. Provided for debug purposes. In store and forward mode, the host software only needs to know that there is at least one frame available. See P1_RX_RDY in the <a href="#">Status Register 1</a> section.	0x0	R

**P1 Rx High Priority FIFO Frame Count Register**

Address: 0xB9, Reset: 0x00000000, Name: P1\_HI\_RFC

## REGISTERS

The number of frames in the receive FIFO.

**Table 112. Bit Descriptions for P1\_HI\_RFC**

Bits	Bit Name	Description	Reset	Access
[31:9]	RESERVED	Reserved.	0x0	R
[8:0]	P1_HI_RFC	Receive Frame Count for the High Priority FIFO. The number of frames in the Rx FIFO. Provided for debug purposes. In store and forward mode, the host software only needs to know that there is at least one frame available. See P1_RX_RDY in the <a href="#">Status Register 1</a> section.	0x0	R

### P1 Low Priority Rx FIFO Valid Half Words Register

**Address: 0xBA, Reset: 0x00000000, Name: P1\_LO\_RXSIZE**

Number of valid half words (16 bits) in the low priority Rx FIFO.

**Table 113. Bit Descriptions for P1\_LO\_RXSIZE**

Bits	Bit Name	Description	Reset	Access
[31:14]	RESERVED	Reserved.	0x0	R
[13:0]	P1_LO_RXSIZE	Data in the Rx FIFO. Number of half words (16 Bits).	0x0	R

### P1 High Priority Rx FIFO Valid Half Words Register

**Address: 0xBB, Reset: 0x00000000, Name: P1\_HI\_RXSIZE**

Number of valid half words (16 bits) in the high priority Rx FIFO.

**Table 114. Bit Descriptions for P1\_HI\_RXSIZE**

Bits	Bit Name	Description	Reset	Access
[31:14]	RESERVED	Reserved.	0x0	R
[13:0]	P1_HI_RXSIZE	Data in the Rx FIFO. Number of half words (16 bits).	0x0	R

## PHY CLAUSE 22 REGISTER DETAILS

**Table 115. PHY Clause 22 Register Summary**

Address	Name	Description	Reset	Access
0x0	MI_CONTROL	MII Control Register.	0x1100	R/W
0x1	MI_STATUS	MII Status Register.	0x1009	R
0x2	MI_PHY_ID1	PHY Identifier 1 Register.	0x0283	R
0x3	MI_PHY_ID2	PHY Identifier 2 Register.	0xBC91	R
0xD	MMD_ACCESS_CNTRL	MMD Access Control.	0x0000	R/W
0xE	MMD_ACCESS	MMD Access.	0x0000	R/W

### MII Control Register

**Address: 0x0, Reset: 0x1100, Name: MI\_CONTROL**

This address corresponds to the MII control register specified in Clause 22.2.4.1 of Standard 802.3.

**Table 116. Bit Descriptions for MI\_CONTROL**

Bits	Bit Name	Description	Reset	Access
15	MI_SFT_RST	Software Reset. The software reset register allows a software reset cycle to be initiated. Mirrors CRSM_SFT_RST.	0x0	R/W SC
14	MI_LOOPBACK	Local Loopback (PCS). The loopback register allows the PHY loopback mode to be engaged. Mirrors LB_PCS_EN.	0x0	R/W



## REGISTERS

Table 116. Bit Descriptions for MI\_CONTROL (Continued)

Bits	Bit Name	Description	Reset	Access
13	MI_SPEED_SEL_LSB	MII Speed Selection LSB. See MI_SPEED_SEL_MSB.	0x0	R
12	MI_AN_EN	Autonegotiation Enable. Use the AN_FRC_MODE_EN register to enable forced link configuration mode. Mirrors AN_EN. 1 = enable autonegotiation. 0 = disable autonegotiation.	0x1	R
11	MI_SFT_PD	Software Power-Down. The software power-down register allows the PHY to be placed in software power-down mode. In this mode, most of the PHY circuitry is switched off. However, MDIO access to all registers is still possible. The default value for this register is configurable via a pin. This allows the PHY to be held in reset until an appropriate software initialization is performed. Mirrors CRSM_SFT_PD.	Pin Dependent	R/W
10	MI_ISOLATE	MII Isolate. The isolate bit allows the PHY to be isolated from the MII.	0x0	R/W
9	RESERVED	Reserved.	0x0	R/W SC
8	MI_FULL_DUPLEX	MII Full Duplex. The duplex mode register cannot be written and always reads as 1 because the PHY is only able to operate in full duplex mode.	0x1	R
7	MI_COLTEST	MII Collision Test. The collision test register cannot be written and always reads as 0 because the PHY is only able to operate in full duplex mode and does not have a COL pin.	0x0	R
6	MI_SPEED_SEL_MSB	MII Speed Selection MSB. The speed selection MSB/LSB registers cannot be written and always read as 00 because the PHY is only able to operate in 10 Mbps.	0x0	R
5	MI_UNIDIR_EN	MII Unidirectional Enable. The unidirectional enable register cannot be written and always reads as 0 because the PHY does not have the ability to transmit data from the MII, regardless of whether or not it has determined that a valid link is established.	0x0	R
[4:0]	RESERVED	Reserved.	0x0	R

## MII Status Register

Address: 0x1, Reset: 0x1009, Name: MI\_STATUS

This address corresponds to the MII status register specified in Clause 22.2.4.2 of Standard 802.3.

Table 117. Bit Descriptions for MI\_STATUS

Bits	Bit Name	Description	Reset	Access
15	MI_T4_SPRT	100BASE-T4 Ability. The 100BASE-T4 ability bit always reads as 0 to indicate that the PHY does not support this technology.	0x0	R
14	MI_FD100_SPRT	Full Duplex 100BASE-X Ability. The 100BASE-X full duplex ability bit always reads as 0 to indicate that the PHY does not support this technology.	0x0	R
13	MI_HD100_SPRT	Half-Duplex 100BASE-X Ability. The 100BASE-X half-duplex ability bit always reads as 0 to indicate that the PHY does not support this technology.	0x0	R
12	MI_FD10_SPRT	Full Duplex 10 Mbps Ability. The 10 Mbps full duplex ability bit indicates that the PHY supports this technology.	0x1	R
11	MI_HD10_SPRT	Half-Duplex 10 Mbps Ability. The 10 Mbps half-duplex ability bit always reads as 0 to indicate that the PHY does not support this technology.	0x0	R
10	MI_FD_T2_SPRT	Full Duplex 100BASE-T2 Ability. The 100BASE-T2 full duplex ability bits always reads as 0 to indicate that the PHY does not support this technology.	0x0	R
9	MI_HD_T2_SPRT	Half-Duplex 100BASE-T2- Ability. The 100BASE-T2 half-duplex ability bit always reads as 0 to indicate that the PHY does not support this technology.	0x0	R
8	MI_EXT_STAT_SPRT	Extended Status Support. The extended status support bit always reads as 0 to indicate that the PHY does not provide extended status information in Register 0xF.	0x0	R
7	MI_UNIDIR_ABLE	Unidirectional Ability. The unidirectional ability register always reads as 0 to indicate that the PHY can only transmit data from the MII when it has determined that a valid link is established.	0x0	R
6	MI_MF_PREAM_SUP_ABLE	Management Preamble Suppression Ability. The management frame preamble suppression ability bit always reads as 0 to indicate that the PHY is not able to receive management frames that are not preceded by the preamble pattern.	0x0	R

## REGISTERS

Table 117. Bit Descriptions for MI\_STATUS (Continued)

Bits	Bit Name	Description	Reset	Access
5	MI_AN_COMPLETE	Autonegotiation Complete. The autonegotiation complete bit indicates that the autonegotiation process is completed and the PHY link is up. Mirrors AN_COMPLETE.	0x0	R
4	MI_REM_FLT	Remote Fault. The remote fault bit always reads as 0 as the PHY has no provision for remote fault detection.	0x0	R LH
3	MI_AN_ABLE	Autonegotiation Ability. The autonegotiation ability bit always reads as 1 indicating that the PHY has the ability to perform autonegotiation. Mirrors AN_ABLE.	0x1	R
2	MI_LINK_STAT_LAT	Link Status. This uses a latch low functionality as described in IEEE Standard 802.3 Subclause 45.2.7.20.5. If the link_status value is fail, this register remains cleared until the latching is cleared when the register is read. Mirrors AN_LINK_STATUS.	0x0	R LL
1	MI_JABBER_DET	MII Jabber Detect. The jabber detect bit always reads as 0 as the 10BASE-T1L PHY does not incorporate a jabber detect function.	0x0	R LH
0	MI_EXT_CAPABLE	MII Extended Capability. The extended capability bit always reads as 1 indicating that the PHY provides an extended set of capabilities that can be accessed through the extended register set. The extended register set consists of all of the management registers except 0, 1, and 15.	0x1	R

## PHY Identifier 1 Register

Address: 0x2, Reset: 0x0283, Name: MI\_PHY\_ID1

The PHY Identifier 1 address allows 16 bits of the OUI to be observed.

Table 118. Bit Descriptions for MI\_PHY\_ID1

Bits	Bit Name	Description	Reset	Access
[15:0]	MI_PHY_ID1	The PHY Identifier 1 address allows 16 bits of the OUI to be observed.	0x283	R

## PHY Identifier 2 Register

Address: 0x3, Reset: 0xBC91, Name: MI\_PHY\_ID2

The PHY Identifier 2 address allows six bits of the OUI, the model number, and revision number to be observed.

Table 119. Bit Descriptions for MI\_PHY\_ID2

Bits	Bit Name	Description	Reset	Access
[15:10]	MI_PHY_ID2_OUI	OUI, Bits[7:2].	0x2F	R
[9:4]	MI_MODEL_NUM	Model Number.	0x9	R
[3:0]	MI_REV_NUM	Revision Number.	0x1	R

## MMD Access Control Register

Address: 0xD, Reset: 0x0000, Name: MMD\_ACCESS\_CNTRL

This address corresponds to the MMD access control register specified in Clause 22.2.4.3.11 of IEEE Standard 802.3-2018.

Table 120. Bit Descriptions for MMD\_ACCESS\_CNTRL

Bits	Bit Name	Description	Reset	Access
[15:14]	MMD_ACR_FUNCTION	Function. The function register selects the type of MMD access on accesses to the MMD_DAR register.	0x0	R/W
		00: address.		
		01: data, no post increment.		
		10: data, post increment on reads and writes.		
		11: data, and post increment on writes only.		
[13:5]	RESERVED	Reserved.	0x0	R

## REGISTERS

Table 120. Bit Descriptions for MMD\_ACCESS\_CNTRL (Continued)

Bits	Bit Name	Description	Reset	Access
[4:0]	MMD_ACR_DEVAD	Device Address. The value in this register directs any accesses to the MMD_DAR register to the selected MMD.	0x0	R/W

## MMD Access Register

Address: 0xE, Reset: 0x0000, Name: MMD\_ACCESS

This address corresponds to the MMD access address data register specified in Clause 22.2.4.3.12 of IEEE Standard 802.3-2018.

The MMD\_ADDR\_DATA register is used with the MMD\_ACCESS\_CNTRL register to provide access to the MMD address space using the interface and mechanisms defined in Clause 22.2.4.

Table 121. Bit Descriptions for MMD\_ACCESS

Bits	Bit Name	Description	Reset	Access
[15:0]	MMD_ACCESS	Access Address. This address corresponds to the MMD access address data register specified in Clause 22.2.4.3.12 of IEEE Standard 802.3-2018. The MMD_ADDR_DATA register is used with the MMD_ACCESS_CNTRL register to provide access to the MMD address space using the interface and mechanisms defined in Clause 22.2.4.	0x0	R/W

## PHY CLAUSE 45 REGISTER DETAILS

Table 122. PHY Clause 45 Register Summary

Device Address	Register Address	Name	Description	Reset	Access
0x01	0x0000	PMA_PMD_CNTRL1	PMA/PMD Control 1 Register.	0x0000	R/W
0x01	0x0001	PMA_PMD_STAT1	PMA/PMD Status 1 Register.	0x0002	R
0x01	0x0005	PMA_PMD_DEVS_IN_PKG1	PMA/PMD MMD Devices in Package 1.	0x008B	R
0x01	0x0006	PMA_PMD_DEVS_IN_PKG2	PMA/PMD MMD Devices in Package 2 Register.	0xC000	R
0x01	0x0007	PMA_PMD_CNTRL2	PMA/PMD Control 2 Register.	0x003D	R/W
0x01	0x0008	PMA_PMD_STAT2	PMA/PMD Status 2.	0x8301	R
0x01	0x0009	PMA_PMD_TX_DIS	PMA/PMD Transmit Disable Register.	0x0000	R/W
0x01	0x000B	PMA_PMD_EXT_ABILITY	PMA/PMD Extended Abilities Register.	0x0800	R
0x01	0x0012	PMA_PMD_BT1_ABILITY	BASE-T1 PMA/PMD Extended Ability Register.	0x0004	R
0x01	0x0834	PMA_PMD_BT1_CONTROL	BASE-T1 PMA/PMD Control Register.	0x8002	R/W
0x01	0x08F6	B10L_PMA_CNTRL	10BASE-T1L PMA Control Register.	0x0000	R/W
0x01	0x08F7	B10L_PMA_STAT	10BASE-T1L PMA Status Register.	0x2800	R
0x01	0x08F8	B10L_TEST_MODE_CNTRL	10BASE-T1L Test Mode Control Register.	0x0000	R/W
0x01	0x8015	CR_STBL_CHK_FOFFS_SAT_THR	Frequency Offset Saturation Threshold for CR Stability Check Register.	0x0008	R/W
0x01	0x81E7	SLV_FLTR_ECHO_ACQ_CR_KP	Slave IIR Filter Change Echo Acquisition Clock Recovery Proportional Gain Register.	0x0400	R/W
0x01	0x8302	B10L_PMA_LINK_STAT	10BASE-T1L PMA Link Status Register.	0x0000	R
0x01	0x830B	MSE_VAL	Mean Squared Error (MSE) Value Register.	0x0000	R
0x03	0x0000	PCS_CNTRL1	PCS Control 1 Register.	0x0000	R/W
0x03	0x0001	PCS_STAT1	PCS Status 1 Register.	0x0002	R
0x03	0x0005	PCS_DEVS_IN_PKG1	PCS MMD Devices in Package 1 Register.	0x008B	R
0x03	0x0006	PCS_DEVS_IN_PKG2	PCS MMD Devices in Package 2 Register.	0xC000	R
0x03	0x0008	PCS_STAT2	PCS Status 2 Register.	0x8000	R
0x03	0x08E6	B10L_PCS_CNTRL	10BASE-T1L PCS Control Register.	0x0000	R/W
0x03	0x08E7	B10L_PCS_STAT	10BASE-T1L PCS Status Register.	0x0000	R

## REGISTERS

Table 122. PHY Clause 45 Register Summary (Continued)

Device Address	Register Address	Name	Description	Reset	Access
0x07	0x0005	AN_DEVS_IN_PKG1	AUTO-_NEGOTIATION MMD Devices in Package 1 Register.	0x008B	R
0x07	0x0006	AN_DEVS_IN_PKG2	AUTO-_NEGOTIATION MMD Devices in Package 2 Register.	0xC000	R
0x07	0x0200	AN_CONTROL	BASE-T1 Autonegotiation Control Register.	0x1000	R/W
0x07	0x0201	AN_STATUS	BASE-T1 Autonegotiation Status Register.	0x0008	R
0x07	0x0202	AN_ADV_ABILITY_L	BASE-T1 Autonegotiation Advertisement Register, Bits[15:0].	0x0001	R/W
0x07	0x0203	AN_ADV_ABILITY_M	BASE-T1 Autonegotiation Advertisement Register, Bits[31:16].	0x4000	R/W
0x07	0x0204	AN_ADV_ABILITY_H	BASE-T1 Autonegotiation Advertisement Register, Bits[47:32].	0x0000	R/W
0x07	0x0205	AN_LP_ADV_ABILITY_L	BASE-T1 Autonegotiation Link Partner Base Page Ability Register, Bits[15:0].	0x0000	R
0x07	0x0206	AN_LP_ADV_ABILITY_M	BASE-T1 Autonegotiation Link Partner Base Page Ability Register, Bits[31:16].	0x0000	R
0x07	0x0207	AN_LP_ADV_ABILITY_H	BASE-T1 Autonegotiation Link Partner Base Page Ability Register, Bits[47:32].	0x0000	R
0x07	0x0208	AN_NEXT_PAGE_L	BASE-T1 Autonegotiation Next Page Transmit Register, Bits[15:0].	0x2001	R/W
0x07	0x0209	AN_NEXT_PAGE_M	BASE-T1 Autonegotiation Next Page Transmit Register, Bits[31:16].	0x0000	R/W
0x07	0x020A	AN_NEXT_PAGE_H	BASE-T1 Autonegotiation Next Page Transmit Register, Bits[47:32].	0x0000	R/W
0x07	0x020B	AN_LP_NEXT_PAGE_L	BASE-T1 Autonegotiation Link Partner Next Page Ability Register, Bits[15:0].	0x0000	R
0x07	0x020C	AN_LP_NEXT_PAGE_M	BASE-T1 Autonegotiation Link Partner Next Page Ability Register, Bits[31:16].	0x0000	R
0x07	0x020D	AN_LP_NEXT_PAGE_H	BASE-T1 Autonegotiation Link Partner Next Page Ability Register, Bits[47:32].	0x0000	R
0x07	0x020E	AN_B10_ADV_ABILITY	10BASE-T1 Autonegotiation Control Register.	0x8000	R/W
0x07	0x020F	AN_B10_LP_ADV_ABILITY	10BASE-T1 Autonegotiation Status Register.	0x0000	R
0x07	0x8000	AN_FRC_MODE_EN	Autonegotiation Force Mode Enable Register.	0x0000	R/W
0x07	0x8001	AN_STATUS_EXTRA	Extra Autonegotiation Status Register.	0x0000	R
0x07	0x8030	AN_PHY_INST_STATUS	PHY Instantaneous Status.	0x0010	R
0x1E	0x0002	MMD1_DEV_ID1	Vendor Specific MMD 1 Device Identifier High Register.	0x0283	R
0x1E	0x0003	MMD1_DEV_ID2	Vendor Specific MMD 1 Device Identifier Low Register.	0xBC01	R
0x1E	0x0005	MMD1_DEVS_IN_PKG1	Vendor Specific 1 MMD Devices in Package Register.	0x008B	R
0x1E	0x0006	MMD1_DEVS_IN_PKG2	Vendor Specific 1 MMD Devices in Package Register.	0xC000	R
0x1E	0x0008	MMD1_STATUS	Vendor Specific MMD 1 Status Register.	0x8000	R
0x1E	0x0010	CRSM_IRQ_STATUS	System Interrupt Status Register.	0x1000	R
0x1E	0x0020	CRSM_IRQ_MASK	System Interrupt Mask Register.	0x1FFE	R/W
0x1E	0x8810	CRSM_SFT_RST	Software Reset Register.	0x0000	R/W
0x1E	0x8812	CRSM_SFT_PD_CNTRL	Software Power-Down Control Register.	0x0000	R/W
0x1E	0x8814	CRSM_PHY_SUBSYS_RST	PHY Subsystem Reset Register.	0x0000	R/W
0x1E	0x8815	CRSM_MAC_IF_RST	PHY MAC Interface Reset Register.	0x0000	R/W

## REGISTERS

Table 122. PHY Clause 45 Register Summary (Continued)

Device Address	Register Address	Name	Description	Reset	Access
0x1E	0x8818	CRSM_STAT	System Status Register.	0x0000	R
0x1E	0x8819	CRSM_PMG_CNTRL	CRSM Power Management Control Register.	0x0000	R/W
0x1E	0x882C	CRSM_DIAG_CLK_CTRL	CRSM Diagnostics Clock Control.	0x0002	R/W
0x1E	0x8C22	MGMT_PRT_PKG	Package Configuration Values Register.	0x0000	R
0x1E	0x8C30	MGMT_MDIO_CNTRL	MDIO Control Register.	0x0000	R/W
0x1E	0x8C56	DIGIO_PINMUX	Pin Mux Configuration 1 Register.	0x00FE	R/W
0x1E	0x8C80	LED0_BLINK_TIME_CNTRL	LED 0 On/Off Blink Time Register.	0x3636	R/W
0x1E	0x8C81	LED1_BLINK_TIME_CNTRL	LED 1 On/Off Blink Time Register.	0x3636	R/W
0x1E	0x8C82	LED_CNTRL	LED Control Register.	0x8480	R/W
0x1E	0x8C83	LED_POLARITY	LED Polarity Register.	0x0000	R/W
0x1F	0x0002	MMD2_DEV_ID1	Vendor Specific MMD 2 Device Identifier High Register.	0x0283	R
0x1F	0x0003	MMD2_DEV_ID2	Vendor Specific MMD 2 Device Identifier Low Register.	0xBC91	R
0x1F	0x0005	MMD2_DEVS_IN_PKG1	Vendor Specific 2 MMD Devices in Package Register.	0x008B	R
0x1F	0x0006	MMD2_DEVS_IN_PKG2	Vendor Specific 2 MMD Devices in Package Register.	0xC000	R
0x1F	0x0008	MMD2_STATUS	Vendor Specific MMD 2 Status Register.	0x8000	R
0x1F	0x0011	PHY_SUBSYS_IRQ_STATUS	PHY Subsystem Interrupt Status Register.	0x0000	R
0x1F	0x0021	PHY_SUBSYS_IRQ_MASK	PHY Subsystem Interrupt Mask Register.	0x2402	R/W
0x1F	0x8001	FC_EN	Frame Checker Enable Register.	0x0001	R/W
0x1F	0x8004	FC_IRQ_EN	Frame Checker Interrupt Enable Register.	0x0001	R/W
0x1F	0x8005	FC_TX_SEL	Frame Checker Transmit Select Register.	0x0000	R/W
0x1F	0x8008	RX_ERR_CNT	Receive Error Count Register.	0x0000	R
0x1F	0x8009	FC_FRM_CNT_H	Frame Checker Count High Register.	0x0000	R
0x1F	0x800A	FC_FRM_CNT_L	Frame Checker Count Low Register.	0x0000	R
0x1F	0x800B	FC_LEN_ERR_CNT	Frame Checker Length Error Count Register.	0x0000	R
0x1F	0x800C	FC_ALGN_ERR_CNT	Frame Checker Alignment Error Count Register.	0x0000	R
0x1F	0x800D	FC_SYMB_ERR_CNT	Frame Checker Symbol Error Count Register.	0x0000	R
0x1F	0x800E	FC_OSZ_CNT	Frame Checker Oversized Frame Count Register.	0x0000	R
0x1F	0x800F	FC_USZ_CNT	Frame Checker Undersized Frame Count Register.	0x0000	R
0x1F	0x8010	FC_ODD_CNT	Frame Checker Odd Nibble Frame Count Register.	0x0000	R
0x1F	0x8011	FC_ODD_PRE_CNT	Frame Checker Odd Preamble Packet Count Register.	0x0000	R
0x1F	0x8013	FC_FALSE_CARRIER_CNT	Frame Checker False Carrier Count Register.	0x0000	R
0x1F	0x8020	FG_EN	Frame Generator Enable Register.	0x0000	R/W
0x1F	0x8021	FG_CNTRL_RSTRT	Frame Generator Control/Restart Register.	0x0001	R/W
0x1F	0x8022	FG_CONT_MODE_EN	Frame Generator Continuous Mode Enable Register.	0x0000	R/W
0x1F	0x8023	FG_IRQ_EN	Frame Generator Interrupt Enable Register.	0x0000	R/W
0x1F	0x8025	FG_FRM_LEN	Frame Generator Frame Length Register.	0x006B	R/W
0x1F	0x8026	FG_IFG_LEN	Frame Generator Interframe Gap Length Register.	0x000C	R/W
0x1F	0x8027	FG_NFRM_H	Frame Generator Number of Frames High Register.	0x0000	R/W

## REGISTERS

Table 122. PHY Clause 45 Register Summary (Continued)

Device Address	Register Address	Name	Description	Reset	Access
0x1F	0x8028	FG_NFRM_L	Frame Generator Number of Frames Low Register.	0x0100	R/W
0x1F	0x8029	FG_DONE	Frame Generator Done Register.	0x0000	R
0x1F	0x8055	MAC_IF_LOOPBACK	MAC Interface Loopbacks Configuration Register.	0x000A	R/W
0x1F	0x805A	MAC_IF_SOP_CNTRL	MAC Start Of Packet (SOP) Generation Control Register.	0x001B	R/W

## PMA/PMD Control 1 Register

Device Address: 0x01; Register Address: 0x0000, Reset: 0x0000, Name: PMA\_PMD\_CNTRL1

This address corresponds to the PMA/PMD Control Register 1 specified in Clause 45.2.1.1 of Standard 802.3. Note that the reset value of this register is dependent on the hardware configuration pin settings.

Table 123. Bit Descriptions for PMA\_PMD\_CNTRL1

Bits	Bit Name	Description	Reset	Access
15	PMA_SFT_RST	PMA Software Reset. The PMA software reset bit allows the chip to be reset. When this bit is set, the chip fully initializes, almost equivalent to a hardware reset. This bit is self clearing and returns a value of 1 when a reset is in progress. Otherwise, it returns a value of 0.	0x0	R/W SC
[14:12]	RESERVED	Reserved.	0x0	R
11	PMA_SFT_PD	PMA Software Power-Down. The PMA software power-down register puts the chip in a lower power mode. In this mode, most of the circuitry is switched off. However, MDIO access to all registers is still possible. The default value for this register is configurable via the $\overline{\text{SWPD\_EN}}$ pin, which allows the chip to be held in power-down mode until an appropriate software initialization is performed.	0x0	R/W
[10:1]	RESERVED	Reserved.	0x0	R
0	LB_PMA_LOC_EN	Enables PMA Local Loopback. When this bit is set to 1, the PMA accepts data on the transmit path and returns it on the receive path. When this bit is set to 0, the PMA works in normal mode.	0x0	R/W

## PMA/PMD Status 1 Register

Device Address: 0x01; Register Address: 0x0001, Reset: 0x0002, Name: PMA\_PMD\_STAT1

This address corresponds to the PMA/PMD Status Register 1 specified in Clause 45.2.1.2 of Standard 802.3.

Table 124. Bit Descriptions for PMA\_PMD\_STAT1

Bits	Bit Name	Description	Reset	Access
[15:3]	RESERVED	Reserved.	0x0	R
2	PMA_LINK_STAT_OK_LL	PMA Link Status. When read as 1, this bit indicates that the link is up. When read as 0, it indicates that the link has dropped since the last time the bit was read.	0x0	R LL
1	PMA_SFT_PD_ABLE	PMA Software Power-Down Able. Indicates that the PMA supports software power-down.	0x1	R
0	RESERVED	Reserved.	0x0	R

## PMA/PMD MMD Devices in Package 1 Register

Device Address: 0x01; Register Address: 0x0005, Reset: 0x008B, Name: PMA\_PMD\_DEVS\_IN\_PKG1

Table 125. Bit Descriptions for PMA\_PMD\_DEVS\_IN\_PKG1

Bits	Bit Name	Description	Reset	Access
[15:0]	PMA_PMD_DEVS_IN_PKG1	PMA/PMD MMD Devices in Package. Clause 22 registers and PMA/PMD, PCS, and autonegotiation MMDs are present.	0x8B	R

## REGISTERS

**PMA/PMD MMD Devices in Package 2 Register**

Device Address: 0x01; Register Address: 0x0006, Reset: 0xC000, Name: PMA\_PMD\_DEVS\_IN\_PKG2

Table 126. Bit Descriptions for PMA\_PMD\_DEVS\_IN\_PKG2

Bits	Bit Name	Description	Reset	Access
[15:0]	PMA_PMD_DEVS_IN_PKG2	PMA/PMD MMD Devices in Package. Vendor Specific Device 1 and Vendor Specific Device 2 MMDs are present.	0xC000	R

**PMA/PMD Control 2 Register**

Device Address: 0x01; Register Address: 0x0007, Reset: 0x003D, Name: PMA\_PMD\_CNTRL2

Table 127. Bit Descriptions for PMA\_PMD\_CNTRL2

Bits	Bit Name	Description	Reset	Access
[15:7]	RESERVED	Reserved.	0x0	R
[6:0]	PMA_PMD_TYPE_SEL	<p>PMA/PMD Type Selection. See IEEE Standard 802.3. PMA_PMD_TYPE_SEL is used only when autonegotiation is disabled and forced link configuration mode is enabled. If autonegotiation is enabled, the PHY type is determined by the autonegotiation process itself. Note that for ADIN1110, the only valid value for this field is for BASE-T1 PMA/PMD.</p> <p>0000000: TS_10GBASE_CX4_PMA_PMD.  0000001: TS_10GBASE_EW_PMA_PMD.  0000010: TS_10GBASE_LW_PMA_PMD.  0000011: TS_10GBASE_SW_PMA_PMD.  0000100: TS_10GBASE_LX4_PMA_PMD.  0000101: TS_10GBASE_ER_PMA_PMD.  0000110: TS_10GBASE_LR_PMA_PMD.  0000111: TS_10GBASE_SR_PMA_PMD.  0001000: TS_10GBASE_LRM_PMA_PMD.  0001001: TS_10GBASE_T_PMA.  0001010: TS_10GBASE_KX4_PMA_PMD.  0001011: TS_10GBASE_KR_PMA_PMD.  0001100: TS_1000BASE_T_PMA_PMD.  0001101: TS_1000BASE_KX_PMA_PMD.  0001110: TS_1000BASE_TX_PMA_PMD.  0001111: TS_10BASE_T_PMA_PMD.  0010000: TS_10_1GBASE_PRX_D1.  0010001: TS_10_1GBASE_PRX_D2.  0010010: TS_10_1GBASE_PRX_D3.  0010011: TS_10GBASE_PR_D1.  0010100: TS_10GBASE_PR_D2.  0010101: TS_10GBASE_PR_D3.  0010110: TS_10_1GBASE_PRX_U1.  0010111: TS_10_1GBASE_PRX_U2.  0011000: TS_10_1GBASE_PRX_U3.  0011001: TS_10GBASE_PR_U1.  0011010: TS_10GBASE_PR_U3.  0011011: TS_RESERVED.  0011100: TS_10GBASE_PR_D4.  0011101: TS_10_1GBASE_PRX_D4.  0011110: TS_10GBASE_PR_U4.  0011111: TS_10_1GBASE_PRX_U4.</p>	0x3D	R/W



## REGISTERS

Table 127. Bit Descriptions for PMA\_PMD\_CNTRL2 (Continued)

Bits	Bit Name	Description	Reset	Access
		0100000: TS_40GBASE_KR4_PMA_PMD.		
		0100001: TS_40GBASE_CR4_PMA_PMD.		
		0100010: TS_40GBASE_SR4_PMA_PMD.		
		0100011: TS_40GBASE_LR4_PMA_PMD.		
		0100100: TS_40GBASE_FR_PMA_PMD.		
		0100101: TS_40GBASE_ER4_PMA_PMD.		
		0100110: TS_40GBASE_T_PMA.		
		0101000: TS_100GBASE_CR10_PMA_PMD.		
		0101001: TS_100GBASE_SR10_PMA_PMD.		
		0101010: TS_100GBASE_LR4_PMA_PMD.		
		0101011: TS_100GBASE_ER4_PMA_PMD.		
		0101100: TS_100GBASE_KP4_PMA_PMD.		
		0101101: TS_100GBASE_KR4_PMA_PMD.		
		0101110: TS_100GBASE_CR4_PMA_PMD.		
		0101111: TS_100GBASE_SR4_PMA_PMD.		
		0110000: TS_2_5GBASE_T_PMA.		
		0110001: TS_5GBASE_T_PMA.		
		0110010: TS_10GPASS_XR_D_PMA_PMD.		
		0110011: TS_10GPASS_XR_U_PMA_PMD.		
		0110100: TS_BASE_H_PMA_PMD.		
		0110101: TS_25GBASE_LR_PMA_PMD.		
		0110110: TS_25GBASE_ER_PMA_PMD.		
		0110111: TS_25GBASE_T_PMA.		
		0111000: TS_25GBASE_CR_OR_25GBASE_CR_S_PMA_PMD.		
		0111001: TS_25GBASE_KR_OR_25GBASE_KR_S_PMA_PMD.		
		0111010: TS_25GBASE_SR_PMA_PMD.		
		0111101: TS_BASE_T1_PMA_PMD.		
		1010011: TS_200GBASE_DR4_PMA_PMD.		
		1010100: TS_200GBASE_FR4_PMA_PMD.		
		1010101: TS_200GBASE_LR4_PMA_PMD.		
		1011001: TS_400GBASE_SR16_PMA_PMD.		
		1011010: TS_400GBASE_DR4_PMA_PMD.		
		1011011: TS_400GBASE_FR8_PMA_PMD.		
		1011100: TS_400GBASE_LR8_PMA_PMD.		

## PMA/PMD Status 2 Register

Device Address: 0x01; Register Address: 0x0008, Reset: 0x8301, Name: PMA\_PMD\_STAT2

Table 128. Bit Descriptions for PMA\_PMD\_STAT2

Bits	Bit Name	Description	Reset	Access
[15:14]	PMA_PMD_PRESENT	PMA/PMD Present. Indicates that the PMA is present and responding.	0x2	R
[13:10]	RESERVED	Reserved.	0x0	R
9	PMA_PMD_EXT_ABLE	PHY Extended Abilities Support. Indicates that the PHY supports extended abilities as listed in PMA_PMD_EXT_ABILITY.	0x1	R
8	PMA_PMD_TX_DIS_ABLE	PMA/PMD Tx Disable. Indicates that the PMA supports transmit disable.	0x1	R
[7:1]	RESERVED	Reserved.	0x0	R
0	LB_PMA_LOC_ABLE	PMA Local Loopback Able. Indicates that the PMA supports local loopback.	0x1	R

## REGISTERS

**PMA/PMD Transmit Disable Register**

Device Address: 0x01; Register Address: 0x0009, Reset: 0x0000, Name: PMA\_PMD\_TX\_DIS

This address corresponds to the PMD transmit disable register specified in Clause 45.2.1.8 of Standard 802.3.

**Table 129. Bit Descriptions for PMA\_PMD\_TX\_DIS**

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R
0	PMA_TX_DIS	PMD Transmit Disable. When this bit is set to 1, the PMD disables output on the transmit path. Otherwise, the PMD enables output on the transmit path.	0x0	R/W

**PMA/PMD Extended Abilities Register**

Device Address: 0x01; Register Address: 0x000B, Reset: 0x0800, Name: PMA\_PMD\_EXT\_ABILITY

PMA/PMD extended abilities.

**Table 130. Bit Descriptions for PMA\_PMD\_EXT\_ABILITY**

Bits	Bit Name	Description	Reset	Access
[15:12]	RESERVED	Reserved.	0x0	R
11	PMA_PMD_BT1_ABLE	PHY Supports BASE-T1. Indicates that the PHY supports BASE-T1 extended abilities as listed in PMA_PMD_BT1_ABILITY.	0x1	R
[10:0]	RESERVED	Reserved.	0x0	R

**BASE-T1 PMA/PMD Extended Ability Register**

Device Address: 0x01; Register Address: 0x0012, Reset: 0x0004, Name: PMA\_PMD\_BT1\_ABILITY

This address corresponds to the BASE-T1 PMA/PMD extended ability register specified in Clause 45.2.1.16 of Standard 802.3. This register is read only, and writes have no effect.

**Table 131. Bit Descriptions for PMA\_PMD\_BT1\_ABILITY**

Bits	Bit Name	Description	Reset	Access
[15:4]	RESERVED	Reserved.	0x0	R
3	B10S_ABILITY	10BASE-T1S Ability. This bit always reads as 0 because the PMA/PMD does not support 10BASE-T1S.	0x0	R
2	B10L_ABILITY	10BASE-T1L Ability. This bit always reads as 1 because the PMA/PMD supports 10BASE-T1L.	0x1	R
1	B1000_ABILITY	1000BASE-T1 Ability. This bit always reads as 0 because the PMA/PMD does not support 1000BASE-T1.	0x0	R
0	B100_ABILITY	100BASE-T1 Ability. This bit always reads as 0 because the PMA/PMD does not support 100BASE-T1.	0x0	R

**BASE-T1 PMA/PMD Control Register**

Device Address: 0x01; Register Address: 0x0834, Reset: 0x8002, Name: PMA\_PMD\_BT1\_CONTROL

This address corresponds to the BASE-T1 PMA/PMD control register specified in Clause 45.2.1.185 of Standard 802.3.

**Table 132. Bit Descriptions for PMA\_PMD\_BT1\_CONTROL**

Bits	Bit Name	Description	Reset	Access
15	RESERVED	Reserved.	0x1	R
14	CFG_MST	Master and Slave Configuration. CFG_MST is used only when autonegotiation is disabled. Otherwise, this value is determined by the autonegotiation process itself. When this bit is set as 1, the device is configured as master. Otherwise, the device is configured as slave.	Pin Dependent	R/W
[13:4]	RESERVED	Reserved.	0x0	R

## REGISTERS

Table 132. Bit Descriptions for PMA\_PMD\_BT1\_CONTROL (Continued)

Bits	Bit Name	Description	Reset	Access
[3:0]	BT1_TYPE_SEL	BASE-T1 Type Selection. See IEEE Standard 802.3 for the following control register bit definitions (where X means don't care): 1XXX: reserved. 01XX: reserved. 0011: 10BASE-T1S. 0010: 10BASE-T1L. 0001: 1000BASE-T. 0000: 100BASE-T. BT1_TYPE_SEL is used only when autonegotiation is disabled and forced link configuration mode is enabled. If autonegotiation is enabled, the PHY type is determined by the autonegotiation process itself. Note that for ADIN1110, the only valid value is for 10BASE-T1L.	0x2	R/W

## 10BASE-T1L PMA Control Register

Device Address: 0x01; Register Address: 0x08F6, Reset: 0x0000, Name: B10L\_PMA\_CNTRL

This address corresponds to the 10BASE-T1L PMA control register specified in Clause 45.2.1.186a of Standard 802.3cg.

Table 133. Bit Descriptions for B10L\_PMA\_CNTRL

Bits	Bit Name	Description	Reset	Access
15	RESERVED	Reserved.	0x0	R/W SC
14	B10L_TX_DIS_MODE_EN	10BASE-T1L Transmit Disable Mode. When this bit is set to 1, it disables output on the transmit path. Otherwise, it enables output on the transmit path.	0x0	R/W
13	RESERVED	Reserved.	0x0	R
12	B10L_TX_LVL_HI	10BASE-T1L Transmit Voltage Amplitude Control. This configuration is only used when autonegotiation is disabled. Otherwise, the configuration is decided by the autonegotiation process. When this bit is set as 1, the device works in the 2.4 V p-p operating mode. Otherwise, the device works in the 1.0 V p-p operating mode.	Pin Dependent	R/W
11	RESERVED	Reserved.	0x0	R/W
10	B10L_EEE	10BASE-T1L EEE Enable.	0x0	R/W
[9:1]	RESERVED	Reserved.	0x0	R
0	B10L_LB_PMA_LOC_EN	10BASE-T1L PMA Loopback. When this bit is set to 1, the PMA accepts data on the transmit path and returns it on the receive path. When this bit is set to 0, the PMA works in normal mode.	0x0	R/W

## 10BASE-T1L PMA Status Register

Device Address: 0x01; Register Address: 0x08F7, Reset: 0x2800, Name: B10L\_PMA\_STAT

This address corresponds to the 10BASE-T1L PMA status register specified in Clause 45.2.1.186b of Standard 802.3cg.

Table 134. Bit Descriptions for B10L\_PMA\_STAT

Bits	Bit Name	Description	Reset	Access
[15:14]	RESERVED	Reserved.	0x0	R
13	B10L_LB_PMA_LOC_ABLE	10BASE-T1L PMA Loopback Ability. This bit always reads as 1 because the PMA has loopback ability	0x1	R
12	B10L_TX_LVL_HI_ABLE	10BASE-T1L High Voltage Tx Ability. Indicates that the PHY supports 10BASE-T1L high voltage (2.4 V p-p) transmit level operating mode.	Pin Dependent	R
11	B10L_PMA_SFT_PD_ABLE	PMA Supports Power-Down. Indicates that the PMA supports software power-down.	0x1	R
10	B10L_EEE_ABLE	10BASE-T1L EEE Ability. Indicates if the PHY supports 10BASE-T1L EEE.	0x0	R

## REGISTERS

Table 134. Bit Descriptions for B10L\_PMA\_STAT (Continued)

Bits	Bit Name	Description	Reset	Access
[9:0]	RESERVED	Reserved.	0x0	R

## 10BASE-T1L Test Mode Control Register

Device Address: 0x01; Register Address: 0x08F8, Reset: 0x0000, Name: B10L\_TEST\_MODE\_CNTRL

This address corresponds to the 10BASE-T1L PMA test mode control register specified in Clause 45.2.1.186c of Standard 802.3cg. The default value of this register selects normal operation without management intervention as the initial state of the device.

Table 135. Bit Descriptions for B10L\_TEST\_MODE\_CNTRL

Bits	Bit Name	Description	Reset	Access
[15:13]	B10L_TX_TEST_MODE	10BASE-T1L Transmitter Test Mode. 000: normal operation. 001: Test Mode 1—transmitter output voltage and timing jitter test mode. When Test Mode 1 is enabled, the PHY repeatedly transmits the data symbol sequence (+1, -1). 010: Test Mode 2—transmitter output droop test mode. When Test Mode 2 is enabled, the PHY transmits ten +1 symbols followed by ten -1 symbols. 011: Test Mode 3—normal operation in idle mode. When Test Mode 3 is enabled, the PHY transmits as in nontest operation and in the master data mode with data set to normal interframe idle signals.	0x0	R/W
[12:0]	RESERVED	Reserved.	0x0	R

## Frequency Offset Saturation Threshold for CR Stability Check Register

Device Address: 0x01; Register Address: 0x8015, Reset: 0x0008, Name: CR\_STBL\_CHK\_FOFFS\_SAT\_THR

Table 136. Bit Descriptions for CR\_STBL\_CHK\_FOFFS\_SAT\_THR

Bits	Bit Name	Description	Reset	Access
[15:11]	RESERVED	Reserved.	0x0	R
[10:0]	CR_STBL_CHK_FOFFS_SAT_THR	Frequency Offset Saturation Threshold for Clock Recovery (CR) Stability Check.	0x8	R/W

## Slave IIR Filter Change Echo Acquisition Clock Recovery Proportional Gain Register

Device Address: 0x01; Register Address: 0x81E7, Reset: 0x0400, Name: SLV\_FLTR\_ECHO\_ACQ\_CR\_KP

Table 137. Bit Descriptions for SLV\_FLTR\_ECHO\_ACQ\_CR\_KP

Bits	Bit Name	Description	Reset	Access
[15:0]	SLV_FLTR_ECHO_ACQ_CR_KP	Slave Infinite Impulse Response (IIR) Filter Change Echo Acquisition Clock Recovery Proportional Gain.	0x400	R/W

## 10BASE-T1L PMA Link Status Register

Device Address: 0x01; Register Address: 0x8302, Reset: 0x0000, Name: B10L\_PMA\_LINK\_STAT

This address can be read to determine the 10BASE-T1L PMA link status. Reading B10L\_PMA\_LINK\_STAT clears the latching condition of these bits.

Table 138. Bit Descriptions for B10L\_PMA\_LINK\_STAT

Bits	Bit Name	Description	Reset	Access
[15:10]	RESERVED	Reserved.	0x0	R

## REGISTERS

Table 138. Bit Descriptions for B10L\_PMA\_LINK\_STAT (Continued)

Bits	Bit Name	Description	Reset	Access
9	B10L_REM_RCVR_STAT_OK_LL	10BASE-T1L Remote Receiver Status OK Latch Low. Latched low version of B10L_REM_RCVR_STAT_OK.	0x0	R LL
8	B10L_REM_RCVR_STAT_OK	10BASE-T1L Remote Receiver Status OK. When read as 1, this bit indicates that the remote receiver status is OK.	0x0	R
7	B10L_LOC_RCVR_STAT_OK_LL	10BASE-T1L Local Receiver Status OK Latch Low. Latched low version of B10L_LOC_RCVR_STAT_OK.	0x0	R LL
6	B10L_LOC_RCVR_STAT_OK	10BASE-T1L Local Receiver Status OK. When read as 1, this bit indicates that the local receiver status is OK.	0x0	R
5	B10L_DSCR_STAT_OK_LL	BASE-T1L Descrambler Status OK Latch Low. When read as 1, this bit indicates that the descrambler status is OK.	0x0	R LL
4	B10L_DSCR_STAT_OK	10BASE-T1L Descrambler Status OK. When read as 1, this bit indicates that the descrambler status is OK.	0x0	R
[3:2]	RESERVED	Reserved.	0x0	R
1	B10L_LINK_STAT_OK_LL	Link Status OK Latch Low. When read as 1, this bit indicates that the link status is OK.	0x0	R LL
0	B10L_LINK_STAT_OK	Link Status OK. When read as 1, this bit indicates that the link status is OK.	0x0	R

## MSE Value Register

Device Address: 0x01; Register Address: 0x830B, Reset: 0x0000, Name: MSE\_VAL

Table 139. Bit Descriptions for MSE\_VAL

Bits	Bit Name	Description	Reset	Access
[15:0]	MSE_VAL	MSE Value. Note that the LSB weight is $2^{-18}$ . When computing a signal-to-noise ratio (SNR) value, the mean 10BASE-T1L idle symbol power is 0.64422.	0x0	R

## PCS Control 1 Register

Device Address: 0x03; Register Address: 0x0000, Reset: 0x0000, Name: PCS\_CNTRL1

This address corresponds to the PCS Control Register 1 specified in Clause 45.2.3.1 of Standard 802.3.

Table 140. Bit Descriptions for PCS\_CNTRL1

Bits	Bit Name	Description	Reset	Access
15	PCS_SFT_RST	PCS Software Reset. Mirrors PMA_SFT_RST.	0x0	R/W SC
14	LB_PCS_EN	PCS Loopback Enable. When this bit is set to 1, the PCS accepts data on the transmit path and returns it on the receive path. When this bit is set to 0, the PCS works in normal mode.	0x0	R/W
[13:12]	RESERVED	Reserved.	0x0	R
11	PCS_SFT_PD	PCS Software Power-Down. Mirrors PMA_SFT_PD	0x0	R/W
[10:0]	RESERVED	Reserved.	0x0	R

## PCS Status 1 Register

Device Address: 0x03; Register Address: 0x0001, Reset: 0x0002, Name: PCS\_STAT1

Table 141. Bit Descriptions for PCS\_STAT1

Bits	Bit Name	Description	Reset	Access
[15:2]	RESERVED	Reserved.	0x0	R
1	PCS_SFT_PD_ABLE	PCS Software Power-Down Able. Indicates that the PCS supports software power-down.	0x1	R
0	RESERVED	Reserved.	0x0	R

## REGISTERS

**PCS MMD Devices in Package 1 Register**

Device Address: 0x03; Register Address: 0x0005, Reset: 0x008B, Name: PCS\_DEVS\_IN\_PKG1

Table 142. Bit Descriptions for PCS\_DEVS\_IN\_PKG1

Bits	Bit Name	Description	Reset	Access
[15:0]	PCS_DEVS_IN_PKG1	PCS MMD Devices in Package. Clause 22 registers and PMA/PMD, PCS, and autonegotiation MMDs are present.	0x8B	R

**PCS MMD Devices in Package 2 Register**

Device Address: 0x03; Register Address: 0x0006, Reset: 0xC000, Name: PCS\_DEVS\_IN\_PKG2

Vendor Specific Device 1 and Vendor Specific Device 2 MMDs are present.

Table 143. Bit Descriptions for PCS\_DEVS\_IN\_PKG2

Bits	Bit Name	Description	Reset	Access
[15:0]	PCS_DEVS_IN_PKG2	PCS MMD Devices in Package. Vendor Specific Device 1 and Vendor Specific Device 2 MMDs present	0xC000	R

**PCS Status 2 Register**

Device Address: 0x03; Register Address: 0x0008, Reset: 0x8000, Name: PCS\_STAT2

Table 144. Bit Descriptions for PCS\_STAT2

Bits	Bit Name	Description	Reset	Access
[15:14]	PCS_PRESENT	PCS Present. Indicates that the PCS is present and responding.	0x2	R
[13:0]	RESERVED	Reserved.	0x0	R

**10BASE-T1L PCS Control Register**

Device Address: 0x03; Register Address: 0x08E6, Reset: 0x0000, Name: B10L\_PCS\_CNTRL

This address corresponds to the 10BASE-T1L PCS control register specified in Clause 45.2.3.68a of Standard 802.3cg.

Table 145. Bit Descriptions for B10L\_PCS\_CNTRL

Bits	Bit Name	Description	Reset	Access
15	RESERVED	Reserved.	0x0	R/W SC
14	B10L_LB_PCS_EN	PCS Loopback Enable. When set to 1, this bit enables the 10BASE-T1L PCS loopback.	0x0	R/W
[13:0]	RESERVED	Reserved.	0x0	R

**10BASE-T1L PCS Status Register**

Device Address: 0x03; Register Address: 0x08E7, Reset: 0x0000, Name: B10L\_PCS\_STAT

This address corresponds to the 10BASE-T1L PCS status register specified in Clause 45.2.3.68b of Standard 802.3cg.

Table 146. Bit Descriptions for B10L\_PCS\_STAT

Bits	Bit Name	Description	Reset	Access
[15:3]	RESERVED	Reserved.	0x0	R
2	B10L_PCS_DSCR_STAT_OK_LL	PCS Descrambler Status. When read as 1, this bit indicates that the 10BASE-T1L descrambler is locked. When read as 0, this bit indicates that the 10BASE-T1L descrambler has unlocked since the last time the bit was read.	0x0	R LL
[1:0]	RESERVED	Reserved.	0x0	R

## REGISTERS

**Autonegotiation MMD Devices in Package 1 Register**

Device Address: 0x07; Register Address: 0x0005, Reset: 0x008B, Name: AN\_DEVS\_IN\_PKG1

Clause 22 registers and PMA/PMD, PCS, and autonegotiation MMDs are present.

**Table 147. Bit Descriptions for AN\_DEVS\_IN\_PKG1**

Bits	Bit Name	Description	Reset	Access
[15:0]	AN_DEVS_IN_PKG1	Autonegotiation MMD Devices in Package. Clause 22 registers and PMA/PMD, PCS, and autonegotiation MMDs are present.	0x8B	R

**Autonegotiation MMD Devices in Package 2 Register**

Device Address: 0x07; Register Address: 0x0006, Reset: 0xC000, Name: AN\_DEVS\_IN\_PKG2

Vendor Specific Device 1 and Vendor Specific Device 2 MMDs are present.

**Table 148. Bit Descriptions for AN\_DEVS\_IN\_PKG2**

Bits	Bit Name	Description	Reset	Access
[15:0]	AN_DEVS_IN_PKG2	Autonegotiation MMD Devices in Package. Vendor Specific Device 1 and Vendor Specific Device 2 MMDs are present.	0xC000	R

**BASE-T1 Autonegotiation Control Register**

Device Address: 0x07; Register Address: 0x0200, Reset: 0x1000, Name: AN\_CONTROL

This address corresponds to the BASE-T1 autonegotiation control register specified in Clause 45.2.7.19 of Standard 802.3.

**Table 149. Bit Descriptions for AN\_CONTROL**

Bits	Bit Name	Description	Reset	Access
[15:13]	RESERVED	Reserved.	0x0	R/W SC
12	AN_EN	Autonegotiation Enable. When this bit is set to 1, the autonegotiation is enabled. Autonegotiation is enabled by default and it is strongly recommended that it is always enabled.	0x1	R/W
[11:10]	RESERVED	Reserved.	0x0	R
9	AN_RESTART	Autonegotiation Restart. Setting this bit to 1 restarts the autonegotiation process. This bit is self clearing, and it returns a value of one until the autonegotiation process is initiated.	0x0	R/W SC
[8:0]	RESERVED	Reserved.	0x0	R

**BASE-T1 Autonegotiation Status Register**

Device Address: 0x07; Register Address: 0x0201, Reset: 0x0008, Name: AN\_STATUS

This address corresponds to the BASE-T1 autonegotiation status register specified in Clause 45.2.7.20 of Standard 802.3.

**Table 150. Bit Descriptions for AN\_STATUS**

Bits	Bit Name	Description	Reset	Access
[15:7]	RESERVED	Reserved.	0x0	R
6	AN_PAGE_RX	Page Received. This bit is set to indicate that a new link codeword is received and stored in the AN_LP_ADV_ABILITY register or the AN_LP_NEXT_PAGE register. The contents of the AN_LP_ADV_ABILITY are valid when this bit is set the first time during autonegotiation. This bit resets to 0 on a read of the AN_STATUS register.	0x0	R LH
5	AN_COMPLETE	Autonegotiation Complete. When this bit is read as 1, the autonegotiation process is complete, the PHY link is up, and the contents of the AN_ADV_ABILITY_x and AN_LP_ADV_ABILITY_x registers are valid. This bit returns 0 if the autonegotiation is disabled, clearing the AN_EN bit.	0x0	R



## REGISTERS

Table 150. Bit Descriptions for AN\_STATUS (Continued)

Bits	Bit Name	Description	Reset	Access
4	AN_REMOTE_FAULT	Autonegotiation Remote Fault. Remote fault set in base page received from link partner.	0x0	R LH
3	AN_ABLE	Autonegotiation Ability. When this bit is read as 1, it indicates that the PHY is able to perform autonegotiation.	0x1	R
2	AN_LINK_STATUS	Link Status. When read as 1, this bit indicates that a valid link is established. If this bit reads 0, it means that the link has failed since the last time it was read.	0x0	R LL
[1:0]	RESERVED	Reserved.	0x0	R

**BASE-T1 Autonegotiation Advertisement Register, Bits[15:0]**

Device Address: 0x07; Register Address: 0x0202, Reset: 0x0001, Name: AN\_ADV\_ABILITY\_L

This address corresponds to the BASE-T1 autonegotiation advertisement register, Bits[15:0] specified in Clause 45.2.7.21 of Standard 802.3.

Table 151. Bit Descriptions for AN\_ADV\_ABILITY\_L

Bits	Bit Name	Description	Reset	Access
15	AN_ADV_NEXT_PAGE_REQ	Next Page Request. This bit indicates to the link partner that the PHY wants to send a next page. See IEEE Standard 802.3 subclause 98.2.1.2.9.	0x0	R/W
14	AN_ADV_ACK	Acknowledge (ACK). This bit indicates that the device has received the link codeword of its link partner. See IEEE Standard 802.3 Subclause 98.2.1.2.8.	0x0	R
13	AN_ADV_REMOTE_FAULT	Remote Fault. See IEEE Standard 802.3 Subclause 98.2.1.2.7.	0x0	R/W
12	AN_ADV_FORCE_MS	Force Master/slave Configuration. This bit allows the PHY to force its master/slave configuration. When this bit is set as 0, the master/slave configuration is a preferred mode. (The configuration in AN_ADV_MST is a preferred configuration.) If this bit is set to 1, the master/slave configuration is a forced mode. (The configuration in AN_ADV_MST is a forced configuration.) See IEEE Standard 802.3 Subclause 98.2.1.2.5 for more details.	0x0	R/W
[11:10]	AN_ADV_PAUSE	Pause Ability. This bit field advertises support for asymmetric and symmetric pause functions on full duplex links. See IEEE Standard 802.3 Subclause 98.2.1.2.6 for more details.	0x0	R/W
[9:5]	RESERVED	Reserved.	0x0	R
[4:0]	AN_ADV_SELECTOR	Selector. The value of this field is fixed at 5'b00001, which is the IEEE 802.3 selector value. See IEEE Standard 802.3 Subclause 98.2.1.2.1.	0x1	R

**BASE-T1 Autonegotiation Advertisement Register, Bits[31:16]**

Device Address: 0x07; Register Address: 0x0203, Reset: 0x4000, Name: AN\_ADV\_ABILITY\_M

This address corresponds to the BASE-T1 autonegotiation advertisement register, Bits[31:16], specified in Clause 45.2.7.21 of Standard 802.3.

Table 152. Bit Descriptions for AN\_ADV\_ABILITY\_M

Bits	Bit Name	Description	Reset	Access
15	RESERVED	Reserved.	0x0	R
14	AN_ADV_B10L	10BASE-T1L Ability. This bit indicates that the device is compatible with 10BASE-T1L.	0x1	R/W
[13:5]	RESERVED	Reserved.	0x0	R
4	AN_ADV_MST	Master/slave Configuration. This bit advertises the master/slave configuration, as follows: 0: slave, 1: master. See also the AN_ADV_FORCE_MS bit, which determines whether this bit expresses a preference or a forced value. See IEEE Standard 802.3 Subclause 98.2.1.2.3 (master/slave configuration is Bit 4 of the transmitted nonce field).	Pin Dependent	R/W
[3:0]	RESERVED	Reserved.	0x0	R

## REGISTERS

**BASE-T1 Autonegotiation Advertisement Register, Bits[47:32]**

Device Address: 0x07; Register Address: 0x0204, Reset: 0x0000, Name: AN\_ADV\_ABILITY\_H

This address corresponds to the BASE-T1 autonegotiation advertisement register, Bits[47:32], specified in Clause 45.2.7.21 of Standard 802.3.

**Table 153. Bit Descriptions for AN\_ADV\_ABILITY\_H**

Bits	Bit Name	Description	Reset	Access
[15:14]	RESERVED	Reserved.	0x0	R
13	AN_ADV_B10L_TX_LVL_HI_ABL	10BASE-T1L High Level Transmit Operating Mode Ability. This bit advertises that the PHY is capable of transmitting in the high level (2.4 V p-p) transmit operating mode. This bit is used with AN_ADV_B10L_TX_LVL_HI_REQ to configure the 10BASE-T1L transmission level (2.4 V p-p or 1.0 V p-p). See the AN_ADV_B10L_TX_LVL_HI_REQ bit for more details.	Pin dependent	R/W
12	AN_ADV_B10L_TX_LVL_HI_REQ	10BASE-T1L High Level Transmit Operating Mode Request. This bit advertises that the PHY is requesting that high level (2.4 V p-p) transmit operating mode be used. The transmit level is resolved as follows: If either PHY is not capable of high level transmission (and has AN_ADV_B10L_TX_LVL_HI_ABL = 0), both PHYs must use the low voltage (1.0 V p-p) transmit operating mode. Otherwise, if either PHY requests high level transmission (and has AN_ADV_B10L_TX_LVL_HI_REQ = 1), both PHYs must use the high voltage (2.4 V p-p) transmit operating mode. See IEEE P802.cg Subclause 146.6.4 for more details.	Pin dependent	R/W
[11:0]	RESERVED	Reserved.	0x0	R

**BASE-T1 Autonegotiation Link Partner Base Page Ability Register, Bits[15:0]**

Device Address: 0x07; Register Address: 0x0205, Reset: 0x0000, Name: AN\_LP\_ADV\_ABILITY\_L

This address corresponds to the link partner's BASE-T1 autonegotiation base page ability register, Bits[15:0], specified in Clause 45.2.7.22 of Standard 802.3. Note that the value of the AN\_LP\_ADV\_ABILITY\_M and AN\_LP\_ADV\_ABILITY\_H registers is latched when AN\_LP\_ADV\_ABILITY\_L is read.

**Table 154. Bit Descriptions for AN\_LP\_ADV\_ABILITY\_L**

Bits	Bit Name	Description	Reset	Access
15	AN_LP_ADV_NEXT_PAGE_REQ	Link Partner Next Page Request. This bit indicates that the link partner PHY wants to send a next page. See IEEE Standard 802.3 Subclause 98.2.1.2.9.	0x0	R
14	AN_LP_ADV_ACK	Link Partner Acknowledge (ACK). This bit indicates that the device has received the link codeword of its link partner. See IEEE Standard 802.3 Subclause 98.2.1.2.8.	0x0	R
13	AN_LP_ADV_REMOTE_FAULT	Link Partner Remote Fault. See IEEE Standard 802.3 Subclause 98.2.1.2.7.	0x0	R
12	AN_LP_ADV_FORCE_MS	Link Partner Force Master/Slave Configuration. This bit reports the forced master/slave configuration of the link partner, with values as follows. See IEEE Standard 802.3 Subclause 98.2.1.2.5 for more details. 0: preferred mode (AN_LP_ADV_MST is a preferred configuration). 1: forced mode (AN_LP_ADV_MST is a forced configuration).	0x0	R
[11:10]	AN_LP_ADV_PAUSE	Link Partner Pause Ability. This bit field reports the support of the link partner for asymmetric and symmetric pause functions on full duplex links. See IEEE Standard 802.3 Subclause 98.2.1.2.6 for more details.	0x0	R
[9:5]	RESERVED	Reserved.	0x0	R
[4:0]	AN_LP_ADV_SELECTOR	Link Partner Selector. The value of this field reads 00001, which is the IEEE 802.3 selector value. See IEEE Standard 802.3 Subclause 98.2.1.2.1.	0x0	R

## REGISTERS

**BASE-T1 Autonegotiation Link Partner Base Page Ability Register, Bits[31:16]**

Device Address: 0x07; Register Address: 0x0206, Reset: 0x0000, Name: AN\_LP\_ADV\_ABILITY\_M

This address corresponds to the link partner's BASE-T1 autonegotiation base page ability register, Bits[31:16], specified in Clause 45.2.7.22 of Standard 802.3. Note that the value of this register is latched when the AN\_LP\_ADV\_ABILITY\_L register is read. Reading this register returns the latched value rather than the current value.

**Table 155. Bit Descriptions for AN\_LP\_ADV\_ABILITY\_M**

Bits	Bit Name	Description	Reset	Access
15	RESERVED	Reserved.	0x0	R
14	AN_LP_ADV_B10L	Link Partner 10BASE-T1L Ability. This bit indicates if the link partner has 10BASE-T1L ability.	0x0	R
[13:8]	RESERVED	Reserved.	0x0	R
7	AN_LP_ADV_B1000	Link Partner 1000BASE-T1 Ability. This bit indicates if the link partner has 1000BASE-T1 ability.	0x0	R
6	AN_LP_ADV_B10S_FD	Link Partner 10BASE-T1S Full Duplex Ability. This bit indicates if the link partner has 10BASE-T1S ability.	0x0	R
5	AN_LP_ADV_B100	Link Partner 100BASE-T1 Ability. This bit indicates if the link partner has 100BASE-T1 ability.	0x0	R
4	AN_LP_ADV_MST	Link Partner Master/Slave Configuration. This bit reports the master/slave configuration of the link partner, as follows: 0: slave, 1: master. See also the AN_LP_ADV_FORCE_MS bit, which determines whether this bit expresses a preference or a forced value. See IEEE Standard 802.3 Subclause 98.2.1.2.3 (master/slave configuration is Bit 4 of the transmitted nonce field).	0x0	R
[3:0]	RESERVED	Reserved.	0x0	R

**BASE-T1 Autonegotiation Link Partner Base Page Ability Register, Bits[47:32]**

Device Address: 0x07; Register Address: 0x0207, Reset: 0x0000, Name: AN\_LP\_ADV\_ABILITY\_H

This address corresponds to the link partner's BASE-T1 autonegotiation base page ability register, Bits[47:32], specified in Clause 45.2.7.22 of Standard 802.3. Note that the value of this register is latched when the AN\_LP\_ADV\_ABILITY\_L register is read. Reading this register returns the latched value rather than the current value.

**Table 156. Bit Descriptions for AN\_LP\_ADV\_ABILITY\_H**

Bits	Bit Name	Description	Reset	Access
15	RESERVED	Reserved.	0x0	R
14	AN_LP_ADV_B10L_EEE	Link Partner 10BASE-T1L EEE Ability. This bit reports if the link partner is capable of using 10BASE-T1L energy efficient Ethernet.	0x0	R
13	AN_LP_ADV_B10L_TX_LVL_HI_ABL	Link Partner 10BASE-T1L High Level Transmit Operating Mode Ability. This bit reports whether the link partner is capable of transmitting in the high level (2.4 V p-p) transmit operating mode. This bit is used with AN_LP_ADV_B10L_TX_LVL_HI_REQ to configure the 10BASE-T1L transmission level (2.4 V p-p or 1.0 V p-p); see the AN_ADV_B10L_TX_LVL_HI_REQ bit for more details.	0x0	R
12	AN_LP_ADV_B10L_TX_LVL_HI_REQ	Link Partner 10BASE-T1L High Level Transmit Operating Mode Request. This bit reports whether the link partner is requesting that the high level (2.4 V p-p) transmit operating mode be used. See the AN_ADV_B10L_TX_LVL_HI_REQ bit for more details.	0x0	R
11	AN_LP_ADV_B10S_HD	Link Partner 10BASE-T1S Half-Duplex Ability. This bit reports if the link partner is capable of using 10BASE-T1S half duplex.	0x0	R
[10:0]	RESERVED	Reserved.	0x0	R

**BASE-T1 Autonegotiation Next Page Transmit Register, Bits[15:0]**

Device Address: 0x07; Register Address: 0x0208, Reset: 0x2001, Name: AN\_NEXT\_PAGE\_L

## REGISTERS

This address corresponds to the BASE-T1 autonegotiation next page transmit register, Bits[15:0], specified in Clause 45.2.7.23 of Standard 802.3. On power-up or autonegotiation reset, this register contains the default value, which represents a message page with the message code set to null. Write AN\_NEXT\_PAGE\_M and AN\_NEXT\_PAGE\_H before AN\_NEXT\_PAGE\_L.

**Table 157. Bit Descriptions for AN\_NEXT\_PAGE\_L**

Bits	Bit Name	Description	Reset	Access
15	AN_NP_NEXT_PAGE_REQ	Next Page Request. This bit indicates to the link partner that the PHY wants to send a next page. See IEEE Standard 802.3 Subclause 98.2.1.2.9.	0x0	R/W
14	AN_NP_ACK	Next Page Acknowledge. See IEEE Standard 802.3 Subclause 98.2.1.2.8.	0x0	R
13	AN_NP_MESSAGE_PAGE	Next Page Encoding. Indicates encoding of next page, as follows: 0: unformatted next page. 1: message next page.	0x1	R/W
12	AN_NP_ACK2	Acknowledge 2. Indicates whether the PHY can comply with the message. See IEEE Standard 802.3 Subclause 28.2.3.4.6.	0x0	R/W
11	AN_NP_TOGGLE	Toggle Bit. The Toggle bit is used to synchronize pages between the PHYs. This is always read as 0 (the toggle bit is set automatically by the arbitration state machine).	0x0	R
[10:0]	AN_NP_MESSAGE_CODE	Message/unformatted Code Field. For a message page (AN_NP_MESSAGE_PAGE = 1), the valid values are defined in IEEE Standard 802.3. 1: null message. 5: organizationally unique identifier tagged message. 6: autonegotiation device identifier tag code.	0x1	R/W

### BASE-T1 Autonegotiation Next Page Transmit Register, Bits[31:16]

**Device Address: 0x07; Register Address: 0x0209, Reset: 0x0000, Name: AN\_NEXT\_PAGE\_M**

This address corresponds to the BASE-T1 autonegotiation next page transmit register, Bits[31:16], specified in Clause 45.2.7.23 of Standard 802.3. On power-up or autonegotiation reset, this register contains the default value, which represents a message page with the message code set to null. Write AN\_NEXT\_PAGE\_M and AN\_NEXT\_PAGE\_H before AN\_NEXT\_PAGE\_L.

**Table 158. Bit Descriptions for AN\_NEXT\_PAGE\_M**

Bits	Bit Name	Description	Reset	Access
[15:0]	AN_NP_UNFORMATTED1	Unformatted Code Field 1.	0x0	R/W

### BASE-T1 Autonegotiation Next Page Transmit Register, Bits[47:32]

**Device Address: 0x07; Register Address: 0x020A, Reset: 0x0000, Name: AN\_NEXT\_PAGE\_H**

This address corresponds to the BASE-T1 autonegotiation next page transmit register, Bits[47:32], specified in Clause 45.2.7.23 of Standard 802.3. On power-up or autonegotiation reset, this register contains the default value, which represents a message page with the message code set to null. Write AN\_NEXT\_PAGE\_M and AN\_NEXT\_PAGE\_H before AN\_NEXT\_PAGE\_L.

**Table 159. Bit Descriptions for AN\_NEXT\_PAGE\_H**

Bits	Bit Name	Description	Reset	Access
[15:0]	AN_NP_UNFORMATTED2	Unformatted Code Field 2.	0x0	R/W

### BASE-T1 Autonegotiation Link Partner Next Page Ability Register, Bits[15:0]

**Device Address: 0x07; Register Address: 0x020B, Reset: 0x0000, Name: AN\_LP\_NEXT\_PAGE\_L**

This address corresponds to the BASE-T1 autonegotiation link partner's next page ability register, Bits[15:0], specified in Clause 45.2.7.24 of Standard 802.3. The values of AN\_LP\_NEXT\_PAGE\_M and AN\_LP\_NEXT\_PAGE\_H are latched when this register is read.

## REGISTERS

Table 160. Bit Descriptions for AN\_LP\_NEXT\_PAGE\_L

Bits	Bit Name	Description	Reset	Access
15	AN_LP_NP_NEXT_PAGE_REQ	Next Page Request. This bit indicates to the link partner that the PHY wants to send a next page. See IEEE Standard 802.3 Subclause 98.2.1.2.9.	0x0	R
14	AN_LP_NP_ACK	Link Partner Next Page Acknowledge. See IEEE Standard 802.3 Subclause 98.2.1.2.8.	0x0	R
13	AN_LP_NP_MESSAGE_PAGE	Link Partner Next Page Encoding. Indicates encoding of link partner next page, as follows: 0: unformatted next page. 1: message next page.	0x0	R
12	AN_LP_NP_ACK2	Link Partner Acknowledge 2. See AN_LP_NP_ACK2 for more details.	0x0	R
11	AN_LP_NP_TOGGLE	Link Partner Toggle Bit. Link partner Toggle bit.	0x0	R
[10:0]	AN_LP_NP_MESSAGE_CODE	Link Partner Message/Unformatted Code Field. See AN_LP_NP_MESSAGE_PAGE for more details. 1: null message. 5: organizationally unique identifier tagged message. 6: autonegotiation device identifier tag code.	0x0	R

**BASE-T1 Autonegotiation Link Partner Next Page Ability Register, Bits[31:16]**

Device Address: 0x07; Register Address: 0x020C, Reset: 0x0000, Name: AN\_LP\_NEXT\_PAGE\_M

This address corresponds to the BASE-T1 autonegotiation next page ability register, Bits[31:16], of the link partner specified in Clause 45.2.7.24 of Standard 802.3. The values of this register are latched when AN\_LP\_NEXT\_PAGE\_L is read. Reading this register returns the latched value rather than the current value.

Table 161. Bit Descriptions for AN\_LP\_NEXT\_PAGE\_M

Bits	Bit Name	Description	Reset	Access
[15:0]	AN_LP_NP_UNFORMATTED1	Link Partner Unformatted Code Field 1.	0x0	R

**BASE-T1 Autonegotiation Link Partner Next Page Ability Register, Bits[47:32]**

Device Address: 0x07; Register Address: 0x020D, Reset: 0x0000, Name: AN\_LP\_NEXT\_PAGE\_H

This address corresponds to the BASE-T1 autonegotiation link partner's next page ability register, Bits[47:32], specified in Clause 45.2.7.24 of Standard 802.3. The values of this register are latched when AN\_LP\_NEXT\_PAGE\_L is read. Reading this register returns the latched value rather than the current value.

Table 162. Bit Descriptions for AN\_LP\_NEXT\_PAGE\_H

Bits	Bit Name	Description	Reset	Access
[15:0]	AN_LP_NP_UNFORMATTED2	Link Partner Unformatted Code Field 2.	0x0	R

**10BASE-T1 Autonegotiation Control Register**

Device Address: 0x07; Register Address: 0x020E, Reset: 0x8000, Name: AN\_B10\_ADV\_ABILITY

This address corresponds to the 10BASE-T1 autonegotiation control register specified in Clause 45.2.7.25 of Standard 802.3cg.

Table 163. Bit Descriptions for AN\_B10\_ADV\_ABILITY

Bits	Bit Name	Description	Reset	Access
15	AN_B10_ADV_B10L	10BASE-T1L Ability. This is a duplicate of the AN_ADV_B10L register.	0x1	R/W

## REGISTERS

Table 163. Bit Descriptions for AN\_B10\_ADV\_ABILITY (Continued)

Bits	Bit Name	Description	Reset	Access
14	AN_B10_ADV_B10L_EEE	10BASE-T1L EEE Ability. This is a duplicate of the AN_ADV_B10L_EEE register.	0x0	R
13	AN_B10_ADV_B10L_TX_LVL_HI_ABL	10BASE-T1L High Level Transmit Operating Mode Ability. This is a duplicate of the AN_ADV_B10L_TX_LVL_HI_ABL register.	Pin Dependent	R/W
12	AN_B10_ADV_B10L_TX_LVL_HI_REQ	10BASE-T1L High Level Transmit Operating Mode Request. This is a duplicate of the AN_ADV_B10L_TX_LVL_HI_REQ register.	Pin Dependent	R/W
[11:0]	RESERVED	Reserved.	0x0	R

## 10BASE-T1 Autonegotiation Status Register

Device Address: 0x07; Register Address: 0x020F, Reset: 0x0000, Name: AN\_B10\_LP\_ADV\_ABILITY

This address corresponds to the 10BASE-T1 autonegotiation status register specified in Clause 45.2.7.26 of Standard 802.3cg.

Table 164. Bit Descriptions for AN\_B10\_LP\_ADV\_ABILITY

Bits	Bit Name	Description	Reset	Access
15	AN_B10_LP_ADV_B10L	10BASE-T1L Ability. This is a duplicate of the AN_LP_ADV_B10L register.	0x0	R
14	AN_B10_LP_ADV_B10L_EEE	10BASE-T1L EEE Ability. This is a duplicate of the AN_LP_ADV_B10L_EEE register.	0x0	R
13	AN_B10_LP_ADV_B10L_TX_LVL_HI_ABL	10BASE-T1L High Level Transmit Operating Mode Ability. This is a duplicate of the AN_LP_ADV_B10L_TX_LVL_HI_ABL register.	0x0	R
12	AN_B10_LP_ADV_B10L_TX_LVL_HI_REQ	10BASE-T1L High Level Transmit Operating Mode Request. This is a duplicate of the AN_LP_ADV_B10L_TX_LVL_HI_REQ register.	0x0	R
[11:8]	RESERVED	Reserved.	0x0	R
7	AN_B10_LP_ADV_B10S_FD	Link Partner 10BASE-T1S Full Duplex Ability. This is a duplicate of the AN_LP_ADV_B10S_FD register.	0x0	R
6	AN_B10_LP_ADV_B10S_HD	Link Partner 10BASE-T1S Half-Duplex Ability. This is a duplicate of the AN_LP_ADV_B10S_HD register.	0x0	R
[5:0]	RESERVED	Reserved.	0x0	R

## Autonegotiation Force Mode Enable Register

Device Address: 0x07; Register Address: 0x8000, Reset: 0x0000, Name: AN\_FRC\_MODE\_EN

Note that the effect of this register is superseded by the AN\_EN bit, which enables the autonegotiation process. If autonegotiation is disabled (AN\_EN = 0) and AN\_FRC\_MODE\_EN is 1, forced mode is enabled.

Table 165. Bit Descriptions for AN\_FRC\_MODE\_EN

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R
0	AN_FRC_MODE_EN	Autonegotiation Forced Mode. Enables forced mode functionality.	0x0	R/W

## Extra Autonegotiation Status Register

Device Address: 0x07; Register Address: 0x8001, Reset: 0x0000, Name: AN\_STATUS\_EXTRA

This register is provided in addition to AN\_STATUS.

Table 166. Bit Descriptions for AN\_STATUS\_EXTRA

Bits	Bit Name	Description	Reset	Access
[15:11]	RESERVED	Reserved.	0x0	R

## REGISTERS

Table 166. Bit Descriptions for AN\_STATUS\_EXTRA (Continued)

Bits	Bit Name	Description	Reset	Access
10	AN_LP_NP_RX	Next Page Request Received from Link Partner.	0x0	R LH
9	AN_INC_LINK	Incompatible Link Indication. This corresponds to the incompatible link state of IEEE Standard 802.3 Subclause 98.5.1. Its value is set by the priority resolution function run on entering the autonegotiation good check state.	0x0	R
[8:7]	AN_TX_LVL_RSLTN	Autonegotiation Tx Level Result. Transmit level high/low resolution result, determined as per IEEE Standard 802.3cg Subclause 146.6.4. This is encoded as follows: 0: not run. 2: success, low transmit levels (1.0 V p-p) selected. 3: success, high transmit levels (2.4 V p-p) selected.	0x0	R
[6:5]	AN_MS_CONFIG_RSLTN	Master/Slave Resolution Result. Determined as per master/slave configuration of IEEE Standard 802.3. This is encoded as follows: 0: not run. 1: configuration fault. 2: success, PHY is configured as slave. 3: success, PHY is configured as master.	0x0	R
[4:1]	AN_HCD_TECH	Highest Common Denominator (HCD) PHY Technology. As selected by the priority resolution function of IEEE Standard 802.3 Subclause 98.2.4.2. Consider all values that are not shown to be reserved. 0: null (not run). 1: 10BASE-T1L.	0x0	R
0	AN_LINK_GOOD	Autonegotiation Complete Indication. This corresponds to the an_link_good state of IEEE Standard 802.3 Subclause 98.5.1. This signal indicates completion of the autonegotiation transmission, and that the enabled PHY technology is either bringing up its link or that it has brought up its link. See also AN_COMPLETE, which is similar, but also indicates that the PHY link is up.	0x0	R

## PHY Instantaneous Status Register

Device Address: 0x07; Register Address: 0x8030, Reset: 0x0010, Name: AN\_PHY\_INST\_STATUS

This register address provides access to instantaneous status indications. These values are not latched, and the set of indications returned here are a consistent set, that is, a set of values in effect at the time the register address is read.

Table 167. Bit Descriptions for AN\_PHY\_INST\_STATUS

Bits	Bit Name	Description	Reset	Access
[15:5]	RESERVED	Reserved.	0x0	R
4	IS_AN_TX_EN	Autonegotiation Tx Enable Status. Autonegotiation transmit enable. This bit indicates that the autonegotiation is active and controlling the transmitter, and arbitration has not yet reached the autonegotiation (AN) good check state or the AN good state. That is, the link_control signals have not been set to enable.	0x1	R
3	IS_CFG_MST	Master Status. If link_control = enable (for example, B10L_LINK_CTRL_EN = 1), this indicates whether the PHY is operating as master (and not slave).	0x0	R
2	IS_CFG_SLV	Slave Status. If link_control = enable (for example, B10L_LINK_CTRL_EN = 1), this indicates whether the PHY is operating as slave (and not master).	0x0	R
1	IS_TX_LVL_HI	Tx Level High Status. Indicates that the PHY is operating with high transmit levels (2.4 V), and not low transmit levels (1.0 V).	0x0	R
0	IS_TX_LVL_LO	Tx Level Low Status. Indicates that the PHY is operating with low transmit levels (1.0 V), and not low transmit levels (2.4 V).	0x0	R

## Vendor Specific MMD 1 Device Identifier High Register

Device Address: 0x1E; Register Address: 0x0002, Reset: 0x0283, Name: MMD1\_DEV\_ID1



## REGISTERS

This address corresponds to the Vendor Specific MMD 1 device identifier register specified in Clause 45.2.11.1 of Standard 802.3 and allows 16 bits of the organizationally unique identifier (OUI) to be observed.

**Table 168. Bit Descriptions for MMD1\_DEV\_ID1**

Bits	Bit Name	Description	Reset	Access
[15:0]	MMD1_DEV_ID1	Organizationally Unique Identifier. Bits[3:18]	0x283	R

### Vendor Specific MMD 1 Device Identifier Low Register

**Device Address: 0x1E; Register Address: 0x0003, Reset: 0xBC91, Name: MMD1\_DEV\_ID2**

This address corresponds to the Vendor Specific MMD 1 device identifier register specified in Clause 45.2.11.1 of Standard 802.3 and allows six bits of the OUI along with the model number and revision number to be observed.

**Table 169. Bit Descriptions for MMD1\_DEV\_ID2**

Bits	Bit Name	Description	Reset	Access
[15:10]	MMD1_DEV_ID2_OUI	Organizationally Unique Identifier. Bits[19:24]	0x2F	R
[9:4]	MMD1_MODEL_NUM	Model Number.	0x9	R
[3:0]	MMD1_REV_NUM	Revision Number.	0x1	R

### Vendor Specific 1 MMD Devices in Package Register

**Device Address: 0x1E; Register Address: 0x0005, Reset: 0x008B, Name: MMD1\_DEVS\_IN\_PKG1**

Clause 22 registers and PMA/PMD, PCS, and autonegotiation MMDs are present.

**Table 170. Bit Descriptions for MMD1\_DEVS\_IN\_PKG1**

Bits	Bit Name	Description	Reset	Access
[15:0]	MMD1_DEVS_IN_PKG1	Vendor Specific 1 MMD Devices in Package. Clause 22 registers and PMA/PMD, PCS, and autonegotiation MMDs are present.	0x8B	R

**Device Address: 0x1E; Register Address: 0x0006, Reset: 0xC000, Name: MMD1\_DEVS\_IN\_PKG2**

Vendor-specific device 1 and Vendor-specific device 2 MMDs present

**Table 171. Bit Descriptions for MMD1\_DEVS\_IN\_PKG2**

Bits	Bit Name	Description	Reset	Access
[15:0]	MMD1_DEVS_IN_PKG2	Vendor Specific 1 MMD Devices in Package. Vendor Specific Device 1 and Vendor Specific Device 2 MMDs are present.	0xC000	R

### Vendor Specific MMD 1 Status Register

**Device Address: 0x1E; Register Address: 0x0008, Reset: 0x8000, Name: MMD1\_STATUS**

This address corresponds to the Vendor Specific MMD 1 status register specified in Clause 45.2.11.2 of Standard 802.3.

**Table 172. Bit Descriptions for MMD1\_STATUS**

Bits	Bit Name	Description	Reset	Access
[15:14]	MMD1_STATUS	Vendor Specific 1 MMD Status. 10: device responding at this address. 11: no device responding at this address. 01: no device responding at this address. 00: no device responding at this address.	0x2	R
[13:0]	RESERVED	Reserved.	0x0	R

## REGISTERS

## System Interrupt Status Register

Device Address: 0x1E; Register Address: 0x0010, Reset: 0x1000, Name: CRSM\_IRQ\_STATUS

This address can be used to check which interrupt requests have triggered since the last time it was read. Each bit goes high when the associated event occurs and then latches high until it is unlatched by reading. The bits of CRSM\_IRQ\_STATUS go high even when the associated interrupts are not enabled. A reserved interrupt being triggered indicates a fatal error in the system.

Table 173. Bit Descriptions for CRSM\_IRQ\_STATUS

Bits	Bit Name	Description	Reset	Access
15	CRSM_SW_IRQ_LH	Software Requested Interrupt Event.	0x0	R LH
[14:13]	RESERVED	Reserved.	0x0	R
12	CRSM_HRD_RST_IRQ_LH	Hardware Reset Interrupt.	0x1	R LH
[11:0]	RESERVED	Reserved.	0x0	R LH

## System Interrupt Mask Register

Device Address: 0x1E; Register Address: 0x0020, Reset: 0x1FFE, Name: CRSM\_IRQ\_MASK

Controls whether or not the interrupt signal is asserted in response to various events.

Table 174. Bit Descriptions for CRSM\_IRQ\_MASK

Bits	Bit Name	Description	Reset	Access
15	CRSM_SW_IRQ_REQ	Software Interrupt Request. Software can set this bit to generate an interrupt for system level testing. This bit always reads as 0 as it is self clearing.	0x0	R/W SC
[14:13]	RESERVED	Reserved.	0x0	R
12	CRSM_HRD_RST_IRQ_EN	Enable Hardware Reset Interrupt. Note that writing a 0 to this register does not mask the interrupt since this register is initialized when a hardware reset occurs.	0x1	R/W
[11:0]	RESERVED	Reserved.	0xFFE	R/W

## Software Reset Register

Device Address: 0x1E; Register Address: 0x8810, Reset: 0x0000, Name: CRSM\_SFT\_RST

Table 175. Bit Descriptions for CRSM\_SFT\_RST

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R
0	CRSM_SFT_RST	Software Reset Register. The software reset bit allows the chip to be reset. When this bit is set, the chip fully initializes, almost equivalent to a hardware reset.	0x0	R/W SC

## Software Power-Down Control Register

Device Address: 0x1E; Register Address: 0x8812, Reset: 0x0000, Name: CRSM\_SFT\_PD\_CNTRL

Table 176. Bit Descriptions for CRSM\_SFT\_PD\_CNTRL

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R
0	CRSM_SFT_PD	Software Power-Down. The software power-down register puts the chip in a lower power mode. In this mode, most of the circuitry is switched off. However, MDIO access to all registers is still possible. The default value for this register is configurable via the SWPD_EN pin, which allows the chip to be held in power-down mode until an appropriate software initialization is performed.	Pin dependent	R/W

## REGISTERS

## PHY Subsystem Reset Register

Device Address: 0x1E; Register Address: 0x8814, Reset: 0x0000, Name: CRSM\_PHY\_SUBSYS\_RST

Table 177. Bit Descriptions for CRSM\_PHY\_SUBSYS\_RST

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R
0	CRSM_PHY_SUBSYS_RST	PHY Subsystem Reset. The PHY subsystem reset register allows a managed subsystem reset to be initiated. When the PHY subsystem is reset, normal operation resumes, and the bit is self cleared.	0x0	R/W SC

## PHY MAC Interface Reset Register

Device Address: 0x1E; Register Address: 0x8815, Reset: 0x0000, Name: CRSM\_MAC\_IF\_RST

Table 178. Bit Descriptions for CRSM\_MAC\_IF\_RST

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R
0	CRSM_MAC_IF_RST	PHY MAC Interface Reset. The PHY MAC interface reset register allows a managed PHY MAC interface reset to be initiated. When the PHY MAC interface is reset, normal operation resumes, and the bit is self cleared.	0x0	R/W SC

## System Status Register

Device Address: 0x1E; Register Address: 0x8818, Reset: 0x0000, Name: CRSM\_STAT

Table 179. Bit Descriptions for CRSM\_STAT

Bits	Bit Name	Description	Reset	Access
[15:2]	RESERVED	Reserved.	0x0	R
1	CRSM_SFT_PD_RDY	Software Power-Down Status. This bit indicates that the system is in the software power-down state.	0x0	R
0	CRSM_SYS_RDY	System Ready. This bit indicates that the start-up sequence is complete and the system is ready for normal operation.	0x0	R

## CRSM Power Management Control Register

Device Address: 0x1E; Register Address: 0x8819, Reset: 0x0000, Name: CRSM\_PMG\_CNTRL

Table 180. Bit Descriptions for CRSM\_PMG\_CNTRL

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R
0	CRSM_FRC_OSC_EN	Force Digital Boot Oscillator Clock Enable.	0x0	R/W

## CRSM Diagnostics Clock Control Register

Device Address: 0x1E; Register Address: 0x882C, Reset: 0x0002, Name: CRSM\_DIAG\_CLK\_CTRL

CRSM diagnostics clock control.

Table 181. Bit Descriptions for CRSM\_DIAG\_CLK\_CTRL

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x1	R
0	CRSM_DIAG_CLK_EN	Enable the Diagnostics Clock.	0x0	R/W

## REGISTERS

## Package Configuration Values Register

Device Address: 0x1E; Register Address: 0x8C22, Reset: 0x0000, Name: MGMT\_PRT\_PKG

The MGMT\_CFG\_VAL address allows reading of the package configuration values.

Table 182. Bit Descriptions for MGMT\_PRT\_PKG

Bits	Bit Name	Description	Reset	Access
[15:6]	RESERVED	Reserved.	0x0	R
[5:0]	MGMT_PRT_PKG_VAL	Package Type. 0 = 40-lead LFCSP.	0x0	R

## MDIO Control Register

Device Address: 0x1E; Register Address: 0x8C30, Reset: 0x0000, Name: MGMT\_MDIO\_CNTRL

Table 183. Bit Descriptions for MGMT\_MDIO\_CNTRL

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R
0	MGMT_GRP_MDIO_EN	Enable MDIO PHY/Port Group Address Mode. In this mode, the PHY responds to any write or address operation to the 5-bit PHY/Port Address 31 (decimal) regardless of its own PHY/port address. This feature is only intended for initialization sequences in multiport applications, must only be set in those cases, and cleared immediately after the initialization is complete.	0x0	R/W

## Pin Mux Configuration 1 Register

Device Address: 0x1E; Register Address: 0x8C56, Reset: 0x00FE, Name: DIGIO\_PINMUX

Table 184. Bit Descriptions for DIGIO\_PINMUX

Bits	Bit Name	Description	Reset	Access
[15:8]	RESERVED	Reserved.	0x0	R
[7:6]	DIGIO_TSTIMER_PINMUX	Pin Mux Select for TS_TIMER. 00: RXD_1. 01: LED_0. 10: $\overline{INT}$ . 11: TS_TIMER not assigned.	0x3	R/W
[5:4]	DIGIO_TSCAPT_PINMUX	Pin Mux Select for TS_CAPT. 00: TXD_1. 01: LED_1. 10: MDIO. Others: TS_CAPT not assigned.	0x3	R/W
[3:1]	DIGIO_LED1_PINMUX	Pin Mux Select for LED_1. 000: LED_1. 001: TX_ER. 010: TX_EN. 011: TX_CLK. 100: TXD_0. 101: TXD_2. 110: LINK_ST. 111: LED_1 output not enabled.	0x7	R/W
0	DIGIO_LINK_ST_POLARITY	LINK_ST Polarity.	0x0	R/W

## REGISTERS

Table 184. Bit Descriptions for DIGIO\_PINMUX (Continued)

Bits	Bit Name	Description	Reset	Access
		0: assert high. 1: assert low.		

**LED\_0 On/Off Blink Time Register**

**Device Address: 0x1E; Register Address: 0x8C80, Reset: 0x3636, Name: LED0\_BLINK\_TIME\_CNTRL**

LED on blink time = LED0\_ON\_N4MS × 4 ms.

LED off blink time = LED0\_OFF\_N4MS × 4 ms.

If LEDx\_MODE = 0 and LEDx\_FUNCTION is set to blink, the LED activity starts with an LED off sequence, followed by an LED on sequence, and then repeats.

If LEDx\_MODE = 1 and LEDx\_FUNCTION is set to blink, the LED activity starts with an LED on sequence, followed by an LED off sequence, and then repeats.

If LEDx\_OFF\_N4MS = LEDx\_ON\_N4MS = 0, this is a special case whereby the internal activity signal as selected by LEDx\_FUNCTION can be monitored live.

If LEDx\_FUNCTION is programmed to a combination of a link and activity signal, the LED is on while the link is up and with no activity. The LED switches off for either loss of link or receipt of activity.

If LEDx\_FUNCTION is programmed to an activity signal, the LED is off with no activity. The LED switches on upon receipt of activity.

Table 185. Bit Descriptions for LED0\_BLINK\_TIME\_CNTRL

Bits	Bit Name	Description	Reset	Access
[15:8]	LED0_ON_N4MS	LED_0 On Blink Time. LED_0 on blink time is calculated by 4 ms × LED0_ON_N4MS bit field. Recommended value is greater than 3.	0x36	R/W
[7:0]	LED0_OFF_N4MS	LED_0 Off Blink Time. LED_0 off blink time is calculated by 4 ms × LED0_OFF_N4MS bit field. Recommended value is greater than 3.	0x36	R/W

**LED 1 On/Off Blink Time Register**

**Device Address: 0x1E; Register Address: 0x8C81, Reset: 0x3636, Name: LED1\_BLINK\_TIME\_CNTRL**

LED on blink time = LED1\_ON\_N4MS × 4 ms.

LED off blink time = LED1\_OFF\_N4MS × 4 ms.

If LEDx\_MODE = 0 and LEDx\_FUNCTION is set to blink, the LED activity starts with an LED off sequence followed by an LED on sequence, and then repeats.

If LEDx\_MODE = 1 and LEDx\_FUNCTION is set to blink, the LED activity starts with an LED on sequence, followed by an LED Off sequence, and then repeats.

If LEDx\_OFF\_N4MS = LEDx\_ON\_N4MS = 0, this is a special case whereby the internal activity signal as selected by LEDx\_FUNCTION can be monitored live.

If LEDx\_FUNCTION is programmed to a combination of a link and activity signal, the LED is on while the link is up and with no activity. The LED switches off for either loss of link or receipt of activity.

If LEDx\_FUNCTION is programmed to an activity signal, the LED is off with no activity. The LED switches on upon receipt of activity.

## REGISTERS

Table 186. Bit Descriptions for LED1\_BLINK\_TIME\_CNTRL

Bits	Bit Name	Description	Reset	Access
[15:8]	LED1_ON_N4MS	LED_1 On Blink Time. LED_1 on blink time is calculated by 4 ms × LED1_ON_N4MS bit field. Recommended value is greater than 3.	0x36	R/W
[7:0]	LED1_OFF_N4MS	LED_1 Off Blink Time. LED_1 off blink time is calculated by 4 ms × LED1_OFF_N4MS bit field. Recommended value is greater than 3.	0x36	R/W

## LED Control Register

Device Address: 0x1E; Register Address: 0x8C82, Reset: 0x8480, Name: LED\_CNTRL

LED control register.

Table 187. Bit Descriptions for LED\_CNTRL

Bits	Bit Name	Description	Reset	Access
15	LED1_EN	LED 1 Enable. A disabled LED is off. An enabled LED can be on or blinking depending on LED1_FUNCTION selection and activity.	0x1	R/W
14	LED1_LINK_ST_QUALIFY	Qualify Certain LED 1 Options with Link Status. 0: TX_LEVEL_2P4, TX_LEVEL_1P0, master, slave not qualified by link_status. 1: TX_LEVEL_2P4, TX_LEVEL_1P0, master, slave are qualified by link_status.	0x0	R/W
13	LED1_MODE	LED 1 Mode Selection. 0: LED Mode 1. If there is activity, blink at the rate defined by MMR LED1_BLINK_TIME_CNTRL. 1: LED Mode 2. The LED blink frequency is set depending on the level of activity. The activity level is graded in steps of 10%, and the frequency of the LED adjusts accordingly. A higher activity level means a longer off duration and shorter on duration. The activity level is reevaluated after a window period that varies between 640 ms and 1.5 sec.	0x0	R/W
[12:8]	LED1_FUNCTION	LED_1 Pin Function. Determines the source activity for the LED_1 pin. The CLK25_REF, TX_TCLK, and CLK_120MHZ options are clock out features with the LED controller bypassed. The waveform transmitted off chip is dependent on the selected clock source frequency.  The following LED1_FUNCTION settings are not qualified with link_status: LED1_FUNCTION = on, off, blink, INCOMPATIBLE_LINK_CFG, AN_LINK_GOOD, AN_COMPLETE, LOC_RCVR_STATUS, REM_RCVR_STATUS, CLK25_REF, TX_TCLK, and CLK_120MHz.  The TX_LEVEL_2P4, TX_LEVEL_1P0, master, and slave options are optionally qualified by link_status and this is controlled via the LED1_LINK_ST_QUALIFY MMR.  The TX_LEVEL_2P4, TX_LEVEL_1P0, master, slave, MSTR_SLV_FAULT, AN_LINK_GOOD, AN_COMPLETE, and TS_TIMER options are considered status indicators and the LED controller is not used. If the programmed signal is high, the LED is static on and if the programmed signal is low, the LED is static off.  0: LINKUP_TXRX_ACTIVITY. 1: LINKUP_TX_ACTIVITY. 2: LINKUP_RX_ACTIVITY. 3: LINKUP_ONLY. 4: TXRX_ACTIVITY. 5: TX_ACTIVITY. 6: RX_ACTIVITY. 7: LINKUP_RX_ER. 8: LINKUP_RX_TX_ER. 9: RX_ER. 10: RX_TX_ER. 11: TX_SOP. 12: RX_SOP. 13: on. 14: off.	0x4	R/W

## REGISTERS

Table 187. Bit Descriptions for LED\_CNTRL (Continued)

Bits	Bit Name	Description	Reset	Access
		15: blink. 16: TX_LEVEL_2P4. 17: TX_LEVEL_1P0. 18: master. 19: slave. 20: INCOMPATIBLE_LINK_CFG. 21: AN_LINK_GOOD. 22: AN_COMPLETE. 23: TS_TIMER. 24: LOC_RCVR_STATUS. 25: REM_RCVR_STATUS. 26: CLK25_REF. 27: TX_TCLK. 28: CLK_120MHZ.		
7	LED0_EN	LED 0 Enable. A disabled LED is off. An enabled LED can be on or blinking depending on LED0_FUNCTION selection and activity	0x1	R/W
6	LED0_LINK_ST_QUALIFY	Qualify Certain LED 0 Options with link_status. 0: TX_LEVEL_2P4, TX_LEVEL_1P0, master, slave not qualified by link_status. 1: TX_LEVEL_2P4, TX_LEVEL_1P0, master, slave are qualified by link_status.	0x0	R/W
5	LED0_MODE	LED 0 Mode Selection. 0: LED Mode 1. If activity, blink at the rate defined by MMR LED0_BLINK_TIME_CNTRL. 1: LED Mode 2. The LED blink frequency is set depending on the level of activity. The activity level is graded in steps of 10%, and the frequency of the LED adjusts accordingly. A higher activity level means a longer off duration and shorter on duration. The activity level is reevaluated after a window period that varies between 640 ms and 1.5 sec.	0x0	R/W
[4:0]	LED0_FUNCTION	LED_0 Pin Function. Determines the source activity for the LED_0 pin. The CLK25_REF, TX_TCLK, CLK_120MHZ options are clock out features with the LED controller bypassed. The waveform transmitted off chip is dependent on the selected clock source frequency. The following LED_FUNCTION settings are not qualified with link_status: LED_FUNCTION = on, off, blink, INCOMPATIBLE_LINK_CFG, AN_LINK_GOOD, AN_COMPLETE, LOC_RCVR_STATUS, REM_RCVR_STATUS, CLK25_REF, TX_TCLK and CLK_120MHz. Options TX_LEVEL_2P4, TX_LEVEL_1P0, master, and slave are optionally qualified by link status and this is controlled via the LED0_LINK_ST_QUALIFY MMR. The TX_LEVEL_2P4, TX_LEVEL_1P0, master, slave, MSTR_SLV_FAULT, AN_LINK_GOOD, AN_COMPLETE, and TS_TIMER. These options are considered status indicators and the LED controller is not used. If the programmed signal is high, the LED is static on and if the programmed signal is low, the LED is static off. 0: LINKUP_TXRX_ACTIVITY. 1: LINKUP_TX_ACTIVITY. 2: LINKUP_RX_ACTIVITY. 3: LINKUP_ONLY. 4: TXRX_ACTIVITY. 5: TX_ACTIVITY. 6: RX_ACTIVITY. 7: LINKUP_RX_ER. 8: LINKUP_RX_TX_ER. 9: RX_ER. 10: RX_TX_ER. 11: TX_SOP. 12: RX_SOP.	0x0	R/W



## REGISTERS

Table 187. Bit Descriptions for LED\_CNTRL (Continued)

Bits	Bit Name	Description	Reset	Access
		13: on. 14: off. 15: blink. 16: TX_LEVEL_2P4. 17: TX_LEVEL_1P0. 18: master. 19: slave. 20: INCOMPATIBLE_LINK_CFG. 21: AN_LINK_GOOD. 22: AN_COMPLETE. 23: TS_TIMER. 24: LOC_RCVR_STATUS. 25: REM_RCVR_STATUS. 26: CLK25_REF. 27: TX_TCLK. 28: CLK_120MHZ.		

## LED Polarity Register

Device Address: 0x1E; Register Address: 0x8C83, Reset: 0x0000, Name: LED\_POLARITY

Allows the LED polarity to be automatically sensed by the internal logic or allows reconfiguration by the user.

Table 188. Bit Descriptions for LED\_POLARITY

Bits	Bit Name	Description	Reset	Access
[15:4]	RESERVED	Reserved.	0x0	R
[3:2]	LED1_POLARITY	LED 1 Polarity. 0: LED autosense. LED active high or low as per autosense. 1: LED active high. 2: LED active low.	0x0	R/W
[1:0]	LED0_POLARITY	LED 0 Polarity. 0: LED autosense. LED active high or low as per autosense. 1: LED active high. 2: LED active low.	0x0	R/W

## Vendor Specific MMD 2 Device Identifier High Register

Device Address: 0x1F; Register Address: 0x0002, Reset: 0x0283, Name: MMD2\_DEV\_ID1

Table 189. Bit Descriptions for MMD2\_DEV\_ID1

Bits	Bit Name	Description	Reset	Access
[15:0]	MMD2_DEV_ID1	Vendor Specific 2 MMD Device Identifier.	0x283	R

## Vendor Specific MMD 2 Device Identifier Low Register

Device Address: 0x1F; Register Address: 0x0003, Reset: 0xBC91, Name: MMD2\_DEV\_ID2

## REGISTERS

Table 190. Bit Descriptions for MMD2\_DEV\_ID2

Bits	Bit Name	Description	Reset	Access
[15:10]	MMD2_DEV_ID2_OUI	OUI Bits.	0x2F	R
[9:4]	MMD2_MODEL_NUM	Model Number.	0x9	R
[3:0]	MMD2_REV_NUM	Revision Number.	0x1	R

## Vendor Specific 2 MMD Devices in Package Register

Device Address: 0x1F; Register Address: 0x0005, Reset: 0x008B, Name: MMD2\_DEVS\_IN\_PKG1

Clause 22 registers and PMA/PMD, PCS, and autonegotiation MMDs are present.

Table 191. Bit Descriptions for MMD2\_DEVS\_IN\_PKG1

Bits	Bit Name	Description	Reset	Access
[15:0]	MMD2_DEVS_IN_PKG1	Vendor Specific 2 MMDs in Package 1. Clause 22 registers and PMA/PMD, PCS, and autonegotiation MMDs are present.	0x8B	R

Device Address: 0x1F; Register Address: 0x0006, Reset: 0xC000, Name: MMD2\_DEVS\_IN\_PKG2

Vendor Specific Device 1 and Vendor Specific Device 2 MMDs are present.

Table 192. Bit Descriptions for MMD2\_DEVS\_IN\_PKG2

Bits	Bit Name	Description	Reset	Access
[15:0]	MMD2_DEVS_IN_PKG2	Vendor Specific 2 MMDs in Package 2. Vendor Specific 1 and Vendor Specific 2 MMDs are present.	0xC000	R

## Vendor Specific MMD 2 Status Register

Device Address: 0x1F; Register Address: 0x0008, Reset: 0x8000, Name: MMD2\_STATUS

This address corresponds to the Vendor Specific MMD 2 status register.

Table 193. Bit Descriptions for MMD2\_STATUS

Bits	Bit Name	Description	Reset	Access
[15:14]	MMD2_STATUS	Vendor specific 2 MMD Status. 10: device responding at this address. 11: no device responding at this address. 01: no device responding at this address. 00: no device responding at this address.	0x2	R
[13:0]	RESERVED	Reserved.	0x0	R

## PHY Subsystem Interrupt Status Register

Device Address: 0x1F; Register Address: 0x0011, Reset: 0x0000, Name: PHY\_SUBSYS\_IRQ\_STATUS

This address can be read to check which interrupt events have occurred since the last time it was read. Each bit goes high when the associated event occurs and then latches high until it is unlatched by reading. The bits of PHY\_SUBSYS\_IRQ\_STATUS go high even when the associated bits in PHY\_SUBSYS\_IRQ\_MASK are not set. A reserved interrupt being triggered indicates a fatal error in the system.

Table 194. Bit Descriptions for PHY\_SUBSYS\_IRQ\_STATUS

Bits	Bit Name	Description	Reset	Access
15	RESERVED	Reserved.	0x0	R LH
14	MAC_IF_FC_FG_IRQ_LH	MAC Interface Frame Checker/Generator Interrupt.	0x0	R LH

## REGISTERS

Table 194. Bit Descriptions for PHY\_SUBSYS\_IRQ\_STATUS (Continued)

Bits	Bit Name	Description	Reset	Access
13	MAC_IF_EBUF_ERR_IRQ_LH	MAC Interface Buffers Overflow/Underflow Interrupt.	0x0	R LH
12	RESERVED	Reserved.	0x0	R LH
11	AN_STAT_CHNG_IRQ_LH	Autonegotiation Status Change Interrupt.	0x0	R LH
[10:2]	RESERVED	Reserved.	0x0	R LH
1	LINK_STAT_CHNG_LH	Link Status Change.	0x0	R LH
0	RESERVED	Reserved.	0x0	R LH

## PHY Subsystem Interrupt Mask Register

Device Address: 0x1F; Register Address: 0x0021, Reset: 0x2402, Name: PHY\_SUBSYS\_IRQ\_MASK

Controls whether or not the interrupt signal is asserted in response to various events.

Table 195. Bit Descriptions for PHY\_SUBSYS\_IRQ\_MASK

Bits	Bit Name	Description	Reset	Access
15	RESERVED	Reserved.	0x0	R/W SC
14	MAC_IF_FC_FG_IRQ_EN	Enable MAC Interface Frame Checker/Generator Interrupt.	0x0	R/W
13	MAC_IF_EBUF_ERR_IRQ_EN	Enable MAC Interface Buffers Overflow/Underflow Interrupt.	0x1	R/W
12	RESERVED	Reserved.	0x0	R/W
11	AN_STAT_CHNG_IRQ_EN	Enable Autonegotiation Status Change Interrupt.	0x0	R/W
[10:2]	RESERVED	Reserved.	0x100	R/W
1	LINK_STAT_CHNG_IRQ_EN	Enable Link Status Change Interrupt.	0x1	R/W
0	RESERVED	Reserved.	0x0	R/W

## Frame Checker Enable Register

Device Address: 0x1F; Register Address: 0x8001, Reset: 0x0001, Name: FC\_EN

This register is used to enable the frame checker. The frame checker analyzes the received frames from either the MAC interface or the PHY (see the FC\_TX\_SEL register) to report the number of frames received, CRC errors, and various other frame errors. The frame checker frame and error counter registers count these events.

Table 196. Bit Descriptions for FC\_EN

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R
0	FC_EN	Frame Checker Enable. Set to 1 to enable the frame checker.	0x1	R/W

## Frame Checker Interrupt Enable Register

Device Address: 0x1F; Register Address: 0x8004, Reset: 0x0001, Name: FC\_IRQ\_EN

This register is used to enable the frame checker interrupt. An interrupt is generated when a receive error occurs. Enable the frame checker/generator interrupt in the PHY\_SUBSYS\_IRQ\_MASK register. Set the MAC\_IF\_FC\_FG\_IRQ\_EN bit.

The status can be read via the MAC\_IF\_FC\_FG\_IRQ\_LH bit in the PHY\_SUBSYS\_IRQ\_STATUS register.

Table 197. Bit Descriptions for FC\_IRQ\_EN

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R
0	FC_IRQ_EN	Frame Checker Interrupt Enable. When set, this bit enables the frame checker interrupt.	0x1	R/W

## REGISTERS

**Frame Checker Transmit Select Register****Device Address: 0x1F; Register Address: 0x8005, Reset: 0x0000, Name: FC\_TX\_SEL**

This register is used to select the transmit side or receive side for frames to be checked. If set, frames received from the MAC interface to be transmitted are checked. The frame checker can be used to verify that correct data is received over the MAC interface and is also useful if remote loopback is enabled (see the MAC\_IF\_REM\_LB\_EN bit in the MAC\_IF\_LOOPBACK register) because it can be used to check the received data after it is looped back at the MAC interface.

*Table 198. Bit Descriptions for FC\_TX\_SEL*

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R
0	FC_TX_SEL	Frame Checker Transmit Select. When set, this bit indicates that the frame checker must check frames received to be transmitted by the PHY. 1: check frames from the MAC interface to be transmitted by the PHY. 0: check frames received by the PHY from the remote end.	0x0	R/W

**Receive Error Count Register****Device Address: 0x1F; Register Address: 0x8008, Reset: 0x0000, Name: RX\_ERR\_CNT**

The receive error counter register is used to access the receive error counter associated with the frame checker in the PHY.

*Table 199. Bit Descriptions for RX\_ERR\_CNT*

Bits	Bit Name	Description	Reset	Access
[15:0]	RX_ERR_CNT	Receive Error Count. This is the receive error counter associated with the frame checker in the PHY. Note that this bit is self clearing upon reading.	0x0	R SC

**Frame Checker Count High Register****Device Address: 0x1F; Register Address: 0x8009, Reset: 0x0000, Name: FC\_FRM\_CNT\_H**

This register is a latched copy of Bits[31:16] of the 32-bit of the receive frame counter register. When the receive error counter (RX\_ERR\_CNT) is read, the receive frame counter register is latched so that the error count and the receive frame count are synchronized.

*Table 200. Bit Descriptions for FC\_FRM\_CNT\_H*

Bits	Bit Name	Description	Reset	Access
[15:0]	FC_FRM_CNT_H	Bits[31:16] of Latched Copy of the Number of Received Frames.	0x0	R

**Frame Checker Count Low Register****Device Address: 0x1F; Register Address: 0x800A, Reset: 0x0000, Name: FC\_FRM\_CNT\_L**

This register is a latched copy of Bits[15:0] of the 32-bit receive frame counter register. When the receive error counter (RX\_ERR\_CNT) is read, the receive frame counter register is latched so that the error count and receive frame count are synchronized.

*Table 201. Bit Descriptions for FC\_FRM\_CNT\_L*

Bits	Bit Name	Description	Reset	Access
[15:0]	FC_FRM_CNT_L	Bits[15:0] of Latched Copy of the Number of Received Frames.	0x0	R

**Frame Checker Length Error Count Register****Device Address: 0x1F; Register Address: 0x800B, Reset: 0x0000, Name: FC\_LEN\_ERR\_CNT**

## REGISTERS

This register is a latched copy of the frame length error counter register. This register is a count of received frames with a length error status. When the receive error counter (RX\_ERR\_CNT) is read, the frame length error counter register is latched, which ensures that the frame length error count and receive frame count are synchronized.

**Table 202. Bit Descriptions for FC\_LEN\_ERR\_CNT**

Bits	Bit Name	Description	Reset	Access
[15:0]	FC_LEN_ERR_CNT	Latched Copy of the Frame Length Error Counter.	0x0	R

### Frame Checker Alignment Error Count Register

**Device Address: 0x1F; Register Address: 0x800C, Reset: 0x0000, Name: FC\_ALGN\_ERR\_CNT**

This register is a latched copy of the frame alignment error counter register. This register is a count of received frames with an alignment error status. When the receive error counter (RX\_ERR\_CNT) is read, the alignment error counter is latched, which ensures that the frame alignment error count and the receive frame count are synchronized.

**Table 203. Bit Descriptions for FC\_ALGN\_ERR\_CNT**

Bits	Bit Name	Description	Reset	Access
[15:0]	FC_ALGN_ERR_CNT	Latched Copy of the Frame Alignment Error Counter.	0x0	R

### Frame Checker Symbol Error Count Register

**Device Address: 0x1F; Register Address: 0x800D, Reset: 0x0000, Name: FC\_SYMB\_ERR\_CNT**

This register is a latched copy of the symbol error counter register. This register is a count of received frames with both RX\_ER and RX\_DV set. When the receive error counter (RX\_ERR\_CNT) is read, the symbol error count is latched, which ensures that the symbol error count and the frame receive count are synchronized.

**Table 204. Bit Descriptions for FC\_SYMB\_ERR\_CNT**

Bits	Bit Name	Description	Reset	Access
[15:0]	FC_SYMB_ERR_CNT	Latched Copy of the Symbol Error Counter.	0x0	R

### Frame Checker Oversized Frame Count Register

**Device Address: 0x1F; Register Address: 0x800E, Reset: 0x0000, Name: FC\_OSZ\_CNT**

This register is a latched copy of the oversized frame error counter register. This register is a count of receiver frames with a length greater than specified in frame checker maximum frame size (FC\_MAX\_FRM\_SIZE). When the receive error counter (RX\_ERR\_CNT) is read, the oversized frame counter register is latched, which ensures that the oversized error count and the receive frame count are synchronized.

**Table 205. Bit Descriptions for FC\_OSZ\_CNT**

Bits	Bit Name	Description	Reset	Access
[15:0]	FC_OSZ_CNT	Latched copy of the Oversized Frame Error Counter.	0x0	R

### Frame Checker Undersized Frame Count Register

**Device Address: 0x1F; Register Address: 0x800F, Reset: 0x0000, Name: FC\_USZ\_CNT**

This register is a latched copy of the undersized frame error counter register. This register is a count of received frames with less than 64 bytes. When the receive error counter (RX\_ERR\_CNT) is read, the undersized frame error counter is latched, which ensures that the undersized frame error count and the receive frame count are synchronized.

## REGISTERS

Table 206. Bit Descriptions for FC\_USZ\_CNT

Bits	Bit Name	Description	Reset	Access
[15:0]	FC_USZ_CNT	Latched Copy of the Undersized Frame Error Counter.	0x0	R

**Frame Checker Odd Nibble Frame Count Register**

**Device Address: 0x1F; Register Address: 0x8010, Reset: 0x0000, Name: FC\_ODD\_CNT**

This register is a latched copy of the odd nibble frame register. This register is a count of received frames with an odd number of nibbles in the frame. When the receive error counter (RX\_ERR\_CNT) is read, the odd nibble frame counter register is latched, which ensures that the odd nibble frame count and the receive frame count are synchronized.

Table 207. Bit Descriptions for FC\_ODD\_CNT

Bits	Bit Name	Description	Reset	Access
[15:0]	FC_ODD_CNT	Latched Copy of the Odd Nibble Counter.	0x0	R

**Frame Checker Odd Preamble Packet Count Register**

**Device Address: 0x1F; Register Address: 0x8011, Reset: 0x0000, Name: FC\_ODD\_PRE\_CNT**

This register is a latched copy of the odd preamble packet counter register. This register is a count of received packets with an odd number of nibbles in the preamble. When the receive error counter (RX\_ERR\_CNT) is read, the odd preamble packet counter register is latched, which ensures that the odd preamble packet count and the receive frame count are synchronized.

Table 208. Bit Descriptions for FC\_ODD\_PRE\_CNT

Bits	Bit Name	Description	Reset	Access
[15:0]	FC_ODD_PRE_CNT	Latched Copy of the Odd Preamble Packet Counter.	0x0	R

**Frame Checker False Carrier Count Register**

**Device Address: 0x1F; Register Address: 0x8013, Reset: 0x0000, Name: FC\_FALSE\_CARRIER\_CNT**

This register is a latched copy of the false carrier events counter register. This is a count of the number of times the bad SSD state is entered. When the receive error counter (RX\_ERR\_CNT) is read, the false carrier events counter register is latched, which ensures that the false carrier events count and the receive frame count are synchronized.

Table 209. Bit Descriptions for FC\_FALSE\_CARRIER\_CNT

Bits	Bit Name	Description	Reset	Access
[15:0]	FC_FALSE_CARRIER_CNT	Latched Copy of the False Carrier Events Counter.	0x0	R

**Frame Generator Enable Register**

**Device Address: 0x1F; Register Address: 0x8020, Reset: 0x0000, Name: FG\_EN**

This register is used to enable the frame generator. When the frame generator is enabled, the source of data for the PHY comes from the frame generator and not the MAC interface. To use the frame generator, the diagnostic clock must also be enabled (DIAG\_CLK\_EN).

Table 210. Bit Descriptions for FG\_EN

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R
0	FG_EN	Frame Generator Enable.	0x0	R/W

## REGISTERS

**Frame Generator Control/Restart Register**

**Device Address: 0x1F; Register Address: 0x8021, Reset: 0x0001, Name: FG\_CNTRL\_RSTRT**

This register controls the frame generator. The FG\_CNTRL bit field specifies data field type used by the frame generator, for example, random all zeros. The FG\_RSTRT bit restarts the frame generator.

**Table 211. Bit Descriptions for FG\_CNTRL\_RSTRT**

Bits	Bit Name	Description	Reset	Access
[15:4]	RESERVED	Reserved.	0x0	R
3	FG_RSTRT	Frame Generator Restart. When set, this bit restarts the frame generator. This bit is self clearing	0x0	R/W SC
[2:0]	FG_CNTRL	Frame Generator Control. 000: no frames after completion of current frame. 001: random number data frame. 010: all zeros data frame. 011: all ones data frame. 100: alternative 0x55 data field. 101: data field decrementing from 255 (decimal) to 0.	0x1	R/W

**Frame Generator Continuous Mode Enable Register**

**Device Address: 0x1F; Register Address: 0x8022, Reset: 0x0000, Name: FG\_CONT\_MODE\_EN**

This register is used to put the frame generator into continuous mode. The default mode of operation is burst mode, where the number of frames generated is specified by the FG\_NFRM\_H and FG\_NFRM\_L registers.

**Table 212. Bit Descriptions for FG\_CONT\_MODE\_EN**

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R
0	FG_CONT_MODE_EN	Frame Generator Continuous Mode Enable. This bit is used to put the frame generator into continuous mode or burst mode. 1: frame generator operates in continuous mode. In this mode, the frame generator keeps generating frames indefinitely. 0: frame generator operates in burst mode. In this mode, the frame generator generates a single burst of frames and then stops. The number of frames is determined by the FG_NFRM_H and FG_NFRM_L registers.	0x0	R/W

**Frame Generator Interrupt Enable Register**

**Device Address: 0x1F; Register Address: 0x8023, Reset: 0x0000, Name: FG\_IRQ\_EN**

This register is used to enable the frame generator interrupt. An interrupt is generated when the requested number of frames is generated. Enable the frame checker/generator interrupt in the PHY\_SUBSYS\_IRQ\_MASK register. Set the MAC\_IF\_FC\_FG\_IRQ\_EN bit.

The interrupt status can be read via the MAC\_IF\_FC\_FG\_IRQ\_LH bit in the PHY\_SUBSYS\_IRQ\_STATUS register.

**Table 213. Bit Descriptions for FG\_IRQ\_EN**

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R
0	FG_IRQ_EN	Frame Generator Interrupt Enable. When set, this bit indicates that the frame generator must generate an interrupt when it has transmitted the programmed number of frames. 1: enable the frame generator interrupt. 0: disable the frame generator interrupt.	0x0	R/W



## REGISTERS

**Frame Generator Frame Length Register**

Device Address: 0x1F; Register Address: 0x8025, Reset: 0x006B, Name: FG\_FRM\_LEN

This register specifies the data field frame length in bytes. In addition to the data field, six bytes are added for the source address, six bytes for the destination address, two bytes for the length field, and four bytes for the frame check sequence (FCS). The total length is the data field length plus 18.

Table 214. Bit Descriptions for FG\_FRM\_LEN

Bits	Bit Name	Description	Reset	Access
[15:0]	FG_FRM_LEN	The Data Field Frame Length in Bytes.	0x6B	R/W

**Frame Generator Interframe Gap Length Register**

Device Address: 0x1F; Register Address: 0x8026, Reset: 0x000C, Name: FG\_IFG\_LEN

This register specifies the length in bytes of the interframe gap to be inserted between frames by the frame generator.

Table 215. Bit Descriptions for FG\_IFG\_LEN

Bits	Bit Name	Description	Reset	Access
[15:0]	FG_IFG_LEN	Frame Generator Interframe Gap Length. This register specifies the length in bytes of the interframe gap to be inserted between frames by the frame generator.	0xC	R/W

**Frame Generator Number of Frames High Register**

Device Address: 0x1F; Register Address: 0x8027, Reset: 0x0000, Name: FG\_NFRM\_H

This register is Bits[31:16] of a 32-bit register that specifies the number of frames to be generated each time the frame generator is enabled or restarted.

Table 216. Bit Descriptions for FG\_NFRM\_H

Bits	Bit Name	Description	Reset	Access
[15:0]	FG_NFRM_H	Bits[31:16] of the Number of Frames to be Generated.	0x0	R/W

**Frame Generator Number of Frames Low Register**

Device Address: 0x1F; Register Address: 0x8028, Reset: 0x0100, Name: FG\_NFRM\_L

This register is Bits[15:0] of a 32-bit register that specifies the number of frames to be generated each time the frame generator is enabled or restarted.

Table 217. Bit Descriptions for FG\_NFRM\_L

Bits	Bit Name	Description	Reset	Access
[15:0]	FG_NFRM_L	Bits[15:0] of the Number of Frames to be Generated.	0x100	R/W

**Frame Generator Done Register**

Device Address: 0x1F; Register Address: 0x8029, Reset: 0x0000, Name: FG\_DONE

This register is used to indicate that the frame generator has completed the generation of the number of frames requested in the FG\_NFRM\_H and FG\_NFRM\_L registers.

Table 218. Bit Descriptions for FG\_DONE

Bits	Bit Name	Description	Reset	Access
[15:1]	RESERVED	Reserved.	0x0	R

## REGISTERS

Table 218. Bit Descriptions for FG\_DONE (Continued)

Bits	Bit Name	Description	Reset	Access
0	FG_DONE	Frame Generator Done. This bit reads as 1 to indicate that the generation of frames has completed. When set, this bit goes high and it latches high until its unlatched by reading.	0x0	R LH

## MAC Interface Loopbacks Configuration Register

Device Address: 0x1F; Register Address: 0x8055, Reset: 0x000A, Name: MAC\_IF\_LOOPBACK

MAC interface loopbacks configuration.

Table 219. Bit Descriptions for MAC\_IF\_LOOPBACK

Bits	Bit Name	Description	Reset	Access
[15:4]	RESERVED	Reserved.	0x0	R
3	MAC_IF_REM_LB_RX_SUP_EN	Suppress RX Enable. Suppress receiver to the MAC when MAC_IF_REM_LB_EN is set.	0x1	R/W
2	MAC_IF_REM_LB_EN	MAC Interface Remote Loopback Enable. Receive data is looped back to the transmitter.	0x0	R/W
1	MAC_IF_LB_TX_SUP_EN	Suppress Transmission Enable. Suppress transmission to the PHY when MAC_IF_LB_EN is set.	0x1	R/W
0	MAC_IF_LB_EN	MAC Interface Loopback Enable. Transmit data is looped back to the receiver.	0x0	R/W

## MAC Start of Packet (SOP) Generation Control Register

Device Address: 0x1F; Register Address: 0x805A, Reset: 0x001B, Name: MAC\_IF\_SOP\_CNTRL

Table 220. Bit Descriptions for MAC\_IF\_SOP\_CNTRL

Bits	Bit Name	Description	Reset	Access
[15:6]	RESERVED	Reserved.	0x0	R
5	MAC_IF_TX_SOP_LEN_CHK_EN	Enable TX SOP Preamble Length Check.	0x0	R/W
4	MAC_IF_TX_SOP_SFD_EN	Enable TX SOP Signal Indication on start of frame delimiter (SFD).	0x1	R/W
3	MAC_IF_TX_SOP_DET_EN	Enable the Generation of the TX SOP Indication Signal.	0x1	R/W
2	MAC_IF_RX_SOP_LEN_CHK_EN	Enable RX SOP Preamble Length Check. If this bit is set and no SFD is received, the RX SOP signal indication is set after eight bytes. Otherwise, the RX SOP is not set if no SFD is received in the first eight bytes.	0x0	R/W
1	MAC_IF_RX_SOP_SFD_EN	Enable RX SOP Signal Indication on SFD Reception. If both MAC_IF_RX_SOP_DET_EN and MAC_IF_RX_SOP_SFD_EN are set, the RX SOP signal is set when the SFD is received. Otherwise, the RX SOP is set when RX_DV is set. The RX SOP signal remains set until the end of the frame.	0x1	R/W
0	MAC_IF_RX_SOP_DET_EN	Enable the Generation of the RX SOP Indication Signal.	0x1	R/W

## PCB LAYOUT RECOMMENDATIONS

This section details the key areas of interest for the placement and layout of the PHY and corresponding support components.

### PACKAGE LAYOUT

The LFCSP has an exposed pad underneath the package that must be soldered to the PCB ground for mechanical, electrical, and thermal reasons. For thermal impedance performance and to maximize heat removal, the use of a 4 × 4 array of thermal vias beneath the exposed ground pad is recommended. The PCB land pattern must incorporate the exposed ground pad with these vias in the footprint. The EVAL-ADIN1110EBZ uses an array of 4 × 4 filled vias on a 1.00 mm grid arrangement. The via pad diameter dimension is 0.02 inches (0.5015 mm).

### COMPONENT PLACEMENT AND ROUTING

Prioritization of the critical traces and components helps simplify the routing exercise. Place and orient the critical traces and components first to ensure an effective layout. The critical components are the crystal and load capacitors, the CEXT\_2 and CEXT\_3 capacitors, and all bypass capacitors local to the ADIN1110 device. Prioritize these components for placement and routing.

Follow these recommendations:

- ▶ Place the decoupling capacitors as close as possible to their respective input pin.
- ▶ Minimize trace turns and use 45° corners.
- ▶ Avoid traces crossing power planes on adjacent layers.
- ▶ Avoid stubs.
- ▶ Avoid vias on high speed signals. If vias are required, place ground vias next to the signal vias to improve the return current path.

### CRYSTAL PLACEMENT AND ROUTING

Particular attention is required on the crystal placement and routing to ensure minimum current consumption, reduce stray capacitance, and improve noise immunity.

Follow these recommendations:

- ▶ Place the crystal and its capacitors as close as possible to the XTAL\_I and XTAL\_O pins.
- ▶ Place the load capacitors close to each other.
- ▶ Use a local GND plane (copper island) for the crystal and load capacitor with a single point connection to the main GND.
- ▶ Reduce parasitic capacitance by keeping the XTAL\_I and XTAL\_O traces away from each other.
- ▶ Adding a copper keep out on the layer beneath the crystal can also reduce the parasitic capacitance.

### PCB STACK

Follow these recommendations:

- ▶ Use a PCB stack with a minimum of 4 layers.
  - ▶ Consider 6 layers or more with external layers used as ground planes to improve EMI issues (optional).
- ▶ Define copper layer thickness based on the application and power requirements.
- ▶ Use internal layers for power and ground planes.
- ▶ Use external layers for signals.
- ▶ Use via stitching to improve ground and reduce EMI. Stitching pattern and via to via gaps to be defined based on the application.