# **NEXALOG**<br>DEVICES

## ±450°/Sec Precision Angular Rate Sensor

### Data Sheet [ADIS16136](http://www.analog.com/ADIS16136?doc=ADIS16136.pdf)

#### <span id="page-0-0"></span>**FEATURES**

**Digital gyroscope system, ±450°/sec measurement range In-run bias stability, 4°/hour Autonomous operation and data collection No external configuration commands required Start-up time: 180 ms; sleep mode recovery: 2.5 ms Factory calibrated sensitivity and bias Calibration temperature range: −40°C to +70°C SPI-compatible serial interface Wide bandwidth: 380 Hz Embedded temperature sensor Programmable operation and control Automatic and manual bias correction controls Digital filters: Bartlett FIR, average/decimation Internal sample rate: up to 2048 SPS Digital I/O: data ready, alarm indicator, general-purpose Alarms for condition monitoring Sleep mode for power management Enable input sync operation Single-supply operation: 4.75 V to 5.25 V 2000** *g* **shock survivability Operating temperature range: −40°C to +85°C**

#### <span id="page-0-1"></span>**APPLICATIONS**

<span id="page-0-3"></span>**Precision instrumentation Platform stabilization and control Industrial vehicle navigation Downhole instrumentation Robotics**

#### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The [ADIS16136](http://www.analog.com/ADIS16136?doc=ADIS16136.pdf) *i*Sensor® is a high performance, digital gyroscope sensing system that operates autonomously and requires no user configuration to produce accurate rate sensing data. It provides performance advantages with its low noise density, wide bandwidth, and excellent in-run bias stability, which enable applications such as platform control, navigation, robotics, and medical instrumentation.

This sensor system combines industry leading *i*MEMS® technology with signal conditioning that optimizes dynamic performance. The factory calibration characterizes the entire sensor signal chain for sensitivity and bias over a temperature range of −40°C to +70°C. As a result, eac[h ADIS16136](http://www.analog.com/ADIS16136?doc=ADIS16136.pdf) has its own unique correction formulas to produce accurate measurements upon installation. For some systems, the factory calibration eliminates the need for system level calibration and greatly simplifies it for others.

The [ADIS16136](http://www.analog.com/ADIS16136?doc=ADIS16136.pdf) provides data at rates of up to 2048 SPS and offers an averaging/decimation filter structure for optimizing noise/bandwidth trade-offs. The serial peripheral interface (SPI) and user register structure provide easy access to configuration controls and calibrated sensor data for embedded processor platforms.

The 36 mm  $\times$  44 mm  $\times$  14 mm package provides four holes for simple mechanical attachment, using M2 (or 2-56 standard size) machine screws along with a standard 24-pin, dual row, 1 mm pitch connector that supports electrical attachment to a printed circuit board (PCB) or cable system.





#### **Rev. D [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADIS16136.pdf&product=ADIS16136&rev=D)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2011–2014 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

### **ADIS16136**

### **TABLE OF CONTENTS**



#### <span id="page-1-0"></span>**REVISION HISTORY**



#### $9/13$ –Rev. B to Rev. C



#### $2/13$ -Rev. A to Rev. B



#### $11/11$ –Rev. 0 to Rev. A

Changes to Functional Times Parameters, Table 1 ....................... 3

#### 10/11-Revision 0: Initial Version



### <span id="page-2-0"></span>**SPECIFICATIONS**

T<sub>A</sub> = 25°C, VDD = 5.0 V, angular rate = 0°/sec, dynamic range =  $\pm$ 450°/sec,  $\pm$ 1 g, unless otherwise noted.

#### **Table 1.**

<span id="page-2-1"></span>

<span id="page-2-2"></span><sup>1</sup> The Repeatability specifications represent analytical projections, which are based off of the following drift contributions and conditions: temperature hysteresis (−40°C to +70°C), electronics drift (High-Temperature Operating Life test: +85°C, 500 hours), drift from temperature cycling (JESD22, Method A104-C, Method N, 500 cycles, −40°C to +85°C), rate random walk (10 year projection), and broadband noise

<sup>2</sup> Bias repeatability describes a long-term behavior, over a variety of conditions. Short-term repeatability is related to the in-run bias stability and noise density specifications.<br><sup>3</sup> The digital I/O signals are drive

5 These times do not include thermal settling and internal filter response times, which may affect overall accuracy.

 $6$  The sync input clock and internal sampling clock function below the specified minimum value, at reduced performance levels.

#### <span id="page-3-0"></span>**TIMING SPECIFICATIONS**

 $T_A = 25$ °C, VDD = 5 V, unless otherwise noted.

#### **Table 2.**



<sup>1</sup> Guaranteed by design and characterization but not tested in production.



<span id="page-3-7"></span><span id="page-3-6"></span><span id="page-3-5"></span><span id="page-3-4"></span><span id="page-3-3"></span><span id="page-3-2"></span><span id="page-3-1"></span>*Figure 4. Input Clock Timing Diagram*

#### <span id="page-4-0"></span>**ABSOLUTE MAXIMUM RATINGS**

#### **Table 3.**



 $1$  Extended exposure to temperatures outside the specified temperature range of −40°C to +105°C can adversely affect the accuracy of the factory calibration. For best accuracy, store the devices within the specified operating range of −40°C to +105°C.

<sup>2</sup> Although the device is capable of withstanding short term exposure to 150°C, long-term exposure threatens internal mechanical integrity.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Table 4. Package Characteristics**



#### <span id="page-4-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### ADIS16136 Data Sheet

### <span id="page-5-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



<span id="page-5-1"></span>**NOTES 1. PINS ARE NOT VISIBLE FROM THIS VIEW. THE PIN ASSIGNMENTS SHOWN REPRESENT THE MATING CONNECTOR ASSIGNMENTS. 2. USE SAMTEC CLM-112-02 OR EQUIVALENT.** 10249-005 10249-005

*Figure 5. Mating Connector Pin Assignments*



*Figure 6. Axial Orientation (Bottom Side Facing Up)*

10249-006

#### <span id="page-5-2"></span>**Table 5. Pin Function Descriptions**



I/O is input/output, I is input, O is output, S is supply, N/A is not applicable.

### <span id="page-6-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



*Figure 7. Root Allan Variance, 5 V, 25°C, 1024 SPS*

<span id="page-6-1"></span>

*Figure 8. Sensitivity Error vs. Temperature, −40°C to +75°C to −40°C*



*Figure 9. Offset (Bias) Error vs. Temperature, −40°C to +75°C to −40°C*

### ADIS16136 Data Sheet

### <span id="page-7-0"></span>THEORY OF OPERATION

The [ADIS16136](http://www.analog.com/ADIS16136?doc=ADIS16136.pdf) is an autonomous system that requires no user initialization. As soon as it has a valid power supply, it initializes and starts sampling, processing, and loading sensor data into the output registers. After each sample cycle concludes, DIO1 pulses high. The SPI interface enables simple integration with many embedded processor platforms, as shown i[n Figure 10](#page-7-2) (electrical connection) and [Table 6](#page-7-3) (processor pin names and functions).



*Figure 10. Electrical Connection Diagram*

#### <span id="page-7-3"></span><span id="page-7-2"></span>**Table 6. Generic Master Processor Pin Names and Functions**



The [ADIS16136](http://www.analog.com/ADIS16136?doc=ADIS16136.pdf) SPI interface supports full duplex serial communication (simultaneous transmit and receive) and uses the bit sequence shown in [Figure 13.](#page-7-4) [Table 7](#page-7-5) provides a list of the most common settings that require attention to initialize a processor serial port for the [ADIS16136](http://www.analog.com/ADIS16136?doc=ADIS16136.pdf) SPI interface.



#### <span id="page-7-5"></span>**Table 7. Generic Master Processor SPI Settings**

16-Bit Mode Shift register/data length

#### <span id="page-7-1"></span>**READING SENSOR DATA**

MSB First Mode Bit sequence

A single register read requires two 16-bit SPI cycles. The first cycle requests the contents of a register using the bit assignments in [Figure 13.](#page-7-4) Then, the register contents follow on DOUT during the second sequence[. Figure 11](#page-7-6) includes three single register reads in succession. In this example, the process starts with Pin 5, DIN = 0x0600, to request the contents of the GYRO\_OUT register and follows with 0x0400 to request the contents of the GYRO\_OUT2 register and with 0x0200 to request the contents of the TEMP\_OUT register. Full duplex operation enables processors to use the same 16-bit SPI cycle to read data from DOUT while requesting the next set of data on the DIN pin. [Figure 12](#page-7-7) provides an example of the four SPI signals when reading GYRO\_OUT in a repeating pattern.

<span id="page-7-7"></span><span id="page-7-6"></span>

10249-013

1249-013



**1. DOUT BITS ARE PRODUCED ONLY WHEN THE PREVIOUS 16-BIT DIN SEQUENCE STARTS WITH R/W = 0.**

<span id="page-7-4"></span>**2. WHEN CS IS HIGH, DOUT IS IN A THREE-STATE, HIGH-IMPEDANCE MODE, WHICH ALLOWS MULTIFUNCTIONAL USE OF THE LINE FOR OTHER DEVICES.**

*Figure 13. SPI Communication Bit Sequence*

#### <span id="page-8-0"></span>**OUTPUT DATA REGISTERS**

#### **Table 8. Output Data Register Formats**



#### *Rotation Rate (Gyroscope)*

GYRO\_OUT is the primary register for gyroscope output data and uses 16-bit twos complement format for its data. [Table 9](#page-8-3) provides the numerical format, and [Table 10](#page-8-4) provides several examples for converting digital data into °/sec.

#### <span id="page-8-3"></span>**Table 9. GYRO\_OUT Bit Descriptions**



#### <span id="page-8-4"></span>**Table 10. GYRO\_OUT, Twos Complement Format**



The GYRO\_OUT2 register (se[e Table 11\)](#page-8-5) captures the bit growth associated with the decimation and FIR filters that are shown in [Figure 18](#page-11-1) using a MSB justified format. The bit growth starts with the MSB (GYRO\_OUT2[15]), is equal to the decimation rate setting in DEC\_RATE[4:0] (se[e Table 18\)](#page-11-2), and grows in the LSB direction as the decimation rate increases. See [Figure 14](#page-8-6) for more details.

#### <span id="page-8-5"></span>**Table 11. GYRO\_OUT2 Bit Descriptions**

<b>Bits</b>	<b>Description</b>				
[15:0]	Rotation rate data; resolution enhancement bits				
$D = DEC RATE[4:0]$ D.					
	<b>GYROSCOPE DATA</b>	<b>NOT USED</b>			
15	GYRO OUT __________ 0 15 ______	GYRO OUT2	10249-014		
0.018275 °/sec BIT WEIGHT = LSB = GYRO_OUT2[16-D] <b>ISB</b> <b>ንD</b>					

*Figure 14. Gyroscope Output Format, DEC\_RATE[4:0] > 0* **BIT WEIGHT = 0.018275 2D LSB = GYRO\_OUT2[16-D] °/sec LSB**

#### <span id="page-8-6"></span>*Internal Temperature*

<span id="page-8-2"></span>The TEMP\_OUT register (se[e Table 12\)](#page-8-7) provides an internal temperature measurement that can be useful for observing relative temperature changes in the environment. [Table 13](#page-8-8) provides several coding examples for converting the 16-bit twos complement number into units for temperature (°C).

#### <span id="page-8-7"></span>**Table 12. TEMP\_OUT Bit Descriptions**



#### <span id="page-8-8"></span>**Table 13. Temperature, Twos Complement Format**



#### <span id="page-8-1"></span>**DEVICE CONFIGURATION**

The control registers listed in [Table 14](#page-9-1) provide a variety of user configuration options. The SPI provides access to these registers, one byte at a time, using the bit assignments shown in [Figure 13.](#page-7-4)  Each register has 16 bits, wherein Bits[7:0] represent the lower address and Bits[15:8] represent the upper address.

[Figure 15](#page-8-9) provides an example of writing 0x03 to Address 0x22 (DEC\_RATE[7:0]), using Pin 5, DIN = 0xA203. This example reduces the sample rate by a factor of 8 (see [Table 16\)](#page-10-4).



<span id="page-8-9"></span>*Figure 15. SPI Sequence for Setting the Decimate Rate to 8 (DIN = 0xA203)*

#### *Dual Memory Structure*

Writing configuration data to a control register updates its SRAM contents, which are volatile. After optimizing each relevant control register setting in a system, set  $GLOB\_CMD[3] = 1 (DIN =$ 0xA808) to backup these settings in the nonvolatile flash memory. The flash back up process requires a valid power supply level for the entire 72 ms process time[. Table 14](#page-9-1) provides a user register memory map that includes a column of flash backup information. A "yes" in this column indicates that a register has a mirror location in flash and, when backed up properly, automatically restores itself during startup or after a reset[. Figure 16](#page-8-10) provides a diagram of the dual memory structure that is used to manage operation and store critical user settings.



<span id="page-8-10"></span>*Figure 16. SRAM and Flash Memory Diagram*

### <span id="page-9-0"></span>USER REGISTERS

#### <span id="page-9-1"></span>**Table 14. User Register Memory Map**

<span id="page-9-2"></span>

<sup>1</sup> Each register contains two bytes. The address column in this table only offers the address of the lower byte. Add 1 to it to calculate the address of the upper byte. <sup>2</sup> N/A means not applicable.

### <span id="page-10-0"></span>DIGITAL PROCESSING CONFIGURATION

[Figure 18](#page-11-1) provides a block diagram for the sampling and digital filter stages inside the [ADIS16136.](http://www.analog.com/ADIS16136?doc=ADIS16136.pdf) [Table 15](#page-10-6) provides a summary of registers for sample rate and filter control.

#### <span id="page-10-6"></span>**Table 15. Digital Processing Registers**



#### <span id="page-10-1"></span>**INTERNAL SAMPLE RATE**

The SMPL\_PRD register in [Table 16](#page-10-4) provides a programmable control for the internal sample rate. Use the following formula to calculate the decimal number for the code to write into this register:

$$
SMPL\_PRD = \frac{32,768}{\{f_s\}} - 1; f_s \le 2048 \text{ SPS}
$$

The factory default setting for SMPL\_PRD sets the internal sample rate to a rate of 1024 SPS; the minimum setting for the SMPL\_PRD register is 0x000F, which results in an internal sample rate of 2048 SPS.

#### <span id="page-10-4"></span>**Table 16. SMPL\_PRD Bit Descriptions**



#### <span id="page-10-2"></span>**INPUT CLOCK CONFIGURATION**

Set SMPL\_PRD =  $0x0000$  (DIN =  $0x9F00$ , then DIN =  $0x9E00$ ) to disable the internal clock and enable DIO4/CLKIN as a clock input pin.

#### <span id="page-10-3"></span>**DIGITAL FILTERING**

The AVG\_CNT register (see [Table 17\)](#page-10-5) provides user controls for the low-pass filter. This filter contains two cascaded averaging filters that provide a Bartlett window FIR filter response (see [Figure 18\)](#page-11-1). For example, set  $AVG_CNT[7:0] = 0x04$  (DIN = 0xA004) to set each stage to 16 taps. When used with the default sample rate of 1024 SPS, this establishes a −3 dB bandwidth of approximately 24 Hz for this filter.



*Figure 17. Bartlett Window FIR Filter Frequency Response*

<span id="page-10-5"></span>**Table 17. AVG\_CNT Bit Descriptions**

<b>Bits</b>	Description (Default = 0x0000)		
[15:3]	Don't care		
[2:0]	Binary; B variable in Figure 18; maximum = $110(6)$		

#### <span id="page-11-0"></span>**AVERAGING/DECIMATION FILTER**

The DEC\_RATE register (se[e Table 18\)](#page-11-2) provides user control for the final filter stage (se[e Figure 18\)](#page-11-1), which averages and decimates the output data. For systems that value lower sample rates, this filter stage provides an opportunity to lower the sample rate while maintaining optimal bias stability performance. The −3 dB bandwidth of this filter stage is approximately one half the output data rate. For example, set  $DEC\_RATE[7:0] = 0x04$ (DIN = 0xA204) to reduce the sample rate by a factor of 16.

When the factory default 1024 SPS sample rate is used, this decimation setting reduces the output data rate to 64 SPS and the sensor bandwidth to approximately 32 Hz.

<span id="page-11-2"></span>



<span id="page-11-1"></span>

*Figure 18. Sampling and Frequency Response Block Diagram*

### <span id="page-12-0"></span>**CALIBRATION**

The [ADIS16136](http://www.analog.com/ADIS16136?doc=ADIS16136.pdf) factory calibration produces correction formulas for the gyroscope and programs them into the flash memory. [Table 19](#page-12-5) contains a list of user control registers that provide an opportunity for user optimization after installation. [Figure 19](#page-12-6) illustrates the summing function of the sensor's offset correction register.

#### <span id="page-12-5"></span>**Table 19. Registers for User Calibration**





*Figure 19. Gyroscope Bias Calibration User Controls*

<span id="page-12-6"></span>The factory calibration addresses initial and temperature dependent bias errors in the gyroscopes, but some environmental conditions, such as temperature cycling and mechanical stress on the package, can cause bias shifts in MEMS gyroscope structures. For systems that value absolute bias accuracy, there are two options for optimizing absolute bias accuracy: autonull and manual correction.

### <span id="page-12-1"></span>**AUTOMATIC BIAS CORRECTION (AUTONULL)**

Set GLOB\_CMD $[0] = 1$  (DIN = 0xA801) to start the automatic bias correction (ABC) function, which uses the following internal sequence to calibrate each gyroscope for bias error:

- 1. Wait for a complete output data cycle to complete, which includes the entire average and decimation time in DEC\_RATE.
- 2. Read the output registers of the gyroscope.
- 3. Multiply the measurement by −1 to change its polarity.
- 4. Write the final value into the offset registers.
- 5. Update the flash memory.

The Allan variance curve shown i[n Figure 7](#page-6-1) provides a trade-off between bias accuracy and averaging time. The DEC\_RATE register provides a user control for averaging time when using the ABC function. Set DEC\_RATE $[7:0] = 0x10$  (DIN = 0xA210), which sets the decimation rate to  $65,536$   $(2^{16})$  and provides an averaging time of 64 seconds (65,536  $\div$  1024 SPS) for this function. Next, set GLOB\_CMD $[0] = 1$  (DIN = 0xA801), and keep the platform stable for at least 65 seconds while the gyroscope bias data accumulates.

After this completes, th[e ADIS16136](http://www.analog.com/ADIS16136?doc=ADIS16136.pdf) automatically updates the flash memory. When the ABC function starts, the SPI is not active. The only way to interrupt the ABC function is to remove power or initiate a hardware reset using the  $\overline{RST}$  pin. When using  $DEC\_RATE = 0x0010$ , the 1  $\sigma$  accuracy for this correction is approximately 0.001°/sec for the gyroscope correction factor. See [Table 29](#page-14-5) for more information on GLOB\_CMD.

#### <span id="page-12-2"></span>**MANUAL BIAS CORRECTION**

The GYRO\_OFF and GYRO\_OFF2 registers (see [Table 20](#page-12-4) and [Table 21\)](#page-12-3) provide a bias adjustment function for the output of each sensor. GYRO\_OFF has the same format as GYRO\_OUT, and GYRO\_OFF2 has the same format as GYRO\_OUT2.

#### <span id="page-12-4"></span>**Table 20. GYRO\_OFF Bit Descriptions**



#### <span id="page-12-3"></span>**Table 21. GYRO\_OFF2 Bit Descriptions**



#### *Restoring Factory Calibration*

Set GLOB\_CMD $[1] = 1$  (DIN = 0xA802) to execute the factory calibration restore function. This function resets each user calibration register to 0x0000, resets all sensor data to 0, and automatically updates the flash memory within 72 ms. See [Table 29](#page-14-5) for more information on GLOB\_CMD.

### <span id="page-13-0"></span>ALARMS

The alarm function provides monitoring for two independent conditions[. Table 22](#page-13-9) contains a list of registers that provide configuration and control inputs for the alarm function.

#### <span id="page-13-9"></span>**Table 22. Registers for Alarm Configuration**



The ALM\_CTRL register (see [Table 26\)](#page-13-7) provides data source selection (Bits[15:8]), static/dynamic setting for each alarm (Bits[7:6]), trigger polarity (Bits[5:4]), data source filtering (Bit 3), and an alarm indicator signal (Bits[2:0]).

#### <span id="page-13-1"></span>**STATIC ALARM USE**

The static alarms setting compares the data source selection (ALM\_CTRL[15:8]) with the values in the ALM\_MAGx registers in [Table 23](#page-13-4) and [Table 24.](#page-13-5) The data format in these registers matches the format of the data selection in ALM\_CTRL[15:8]. ALM\_CTRL[5:4] provide polarity settings. See [Table 27](#page-13-10) for a static alarm configuration example.

#### <span id="page-13-4"></span>**Table 23. ALM\_MAG1 Bit Descriptions**



#### <span id="page-13-5"></span>**Table 24. ALM\_MAG2 Bit Descriptions**

<span id="page-13-8"></span>

#### <span id="page-13-2"></span>**DYNAMIC ALARM USE**

The dynamic alarm setting monitors the data selection for a rate-of-change comparison. The rate of change is represented by the magnitude in the ALM\_MAGx registers over the time represented by the number of samples in the ALM\_SMPLx register (se[e Table 25\)](#page-13-6). Se[e Table 27](#page-13-10) for a dynamic alarm configuration example.

<span id="page-13-6"></span>



#### <span id="page-13-3"></span>**ALARM REPORTING**

DIAG\_STAT[9:8] provide error flags that indicate an alarm condition. ALM\_CTRL[2:0] provide controls for a hardware indicator using DIO1 or DIO2.



<span id="page-13-7"></span>**Table 26. ALM\_CTRL Bit Descriptions**

Filtering applies to GYRO\_OUT only.

#### *Alarm Example*

[Table 27](#page-13-10) offers an example that configures Alarm 1 to trigger when filtered GYRO\_OUT data drops below 50°/sec and Alarm 2 to trigger when filtered GYRO\_OUT data changes by more than 50°/sec over a 100 ms period, or 500°/sec<sup>2</sup>. The filter setting helps reduce false triggers from noise and refine the accuracy of the trigger points. The ALM\_SMPL2 setting of 102 samples provides a comparison period that is 99.6 ms for an internal sample rate of 1024 SPS. There is no need to program ALM\_SMPL1 because Alarm 1 is a static alarm in this example.

#### <span id="page-13-10"></span>**Table 27. Alarm Configuration Example 1**



### <span id="page-14-0"></span>SYSTEM CONTROLS

The [ADIS16136](http://www.analog.com/ADIS16136?doc=ADIS16136.pdf) provides a number of system level controls for managing its operation using the registers listed in [Table 28.](#page-14-6)

#### <span id="page-14-6"></span>**Table 28. System Tool Registers**



#### <span id="page-14-1"></span>**GLOBAL COMMANDS**

The GLOB\_CMD register (see [Table 29\)](#page-14-5) provides trigger bits for several operations. Write 1 to the appropriate bit in GLOB\_CMD to start a function. After the function completes, the bit restores to 0.

#### *Software Reset*

Set GLOB\_CMD[7] = 1 ( $DIN = 0xA880$ ) to reset the operation, which removes all data, initializes all registers from their flash settings, and starts data collection. This function provides a firmware alternative to the  $\overline{\text{RST}}$  line (se[e Table 5,](#page-5-2) Pin 8).



#### <span id="page-14-5"></span>**Table 29. GLOB\_CMD Bit Descriptions**

 $<sup>1</sup>$  N/A in this column means not applicable.</sup>

<sup>2</sup> Execution time is based on SMPL\_PRD and DEC\_RATE settings. This starts at the next data ready pulse, restarts the decimation cycle, and then writes to the flash (70 ms) after completing a decimation cycle. With respect to [Figure 18,](#page-11-1) the decimation cycle time =  $N_D$  ÷ f<sub>s</sub>.

#### <span id="page-14-2"></span>**MEMORY MANAGEMENT**

The data retention of the flash memory depends on the temperature, as shown i[n Figure 20.](#page-14-7) The FLASH\_CNT register (see [Table 30\)](#page-14-4) provides a 16-bit counter that helps track the number of write cycles to the nonvolatile flash memory, which helps the user manage against the endurance rating. The flash updates every time any of the following bits are set to 1: GLOB\_CMD[3], GLOB\_CMD[1], and GLOB\_CMD[0].

#### <span id="page-14-4"></span>**Table 30. FLASH\_CNT Bit Descriptions**





#### <span id="page-14-7"></span>*Checksum Test*

Set MSC\_CTRL[11] = 1 (DIN = 0x9D08) to perform a checksum verification of the internal program memory. This takes a summation of the internal program memory and compares it with the original summation value for the same locations (from factory configuration). Check the results in the DIAG\_STAT register (see [Table 34\)](#page-15-6).  $DIAG\_STAT[6] = 0$  if the sum matches the correct value and 1 if it does not. Make sure that the power supply is within specification for the entire 21 ms that this function takes to complete.

#### <span id="page-14-3"></span>**GENERAL-PURPOSE INPUT/OUTPUT**

There are four general-purpose I/O lines, DIO1, DIO2, DIO3, and DIO4/CLKIN that provide a number of useful functions. The MSC\_CTRL[2:0] bits (se[e Table 31\)](#page-15-4) control the data ready configuration and have the highest priority for setting either DIO1 or DIO2 (but not both). The ALM\_CTRL[2:0] control bits (se[e Table 26\)](#page-13-7) provide the alarm indicator configuration control and have the second highest priority for DIO1 or DIO2. When DIO1 and DIO2 are not in use as either data ready or alarm indicator signals, the GPIO\_CTRL register (se[e Table 32\)](#page-15-3) provides the control and data bits for them, together with the DIO3 and DIO4 lines.

#### *Data Ready Input/Output Indicator*

The factory default setting for MSC\_CTRL[2:0] is 110, which configures DIO1 as a positive data ready indicator signal. A common option for this function is MSC  $\text{CTRL}[2:0] = 100$  $(DIN = 0x9C04)$ , which changes data ready to a negative polarity for processors that provide only negative triggered interrupt pins. The pulse width is between 100 μs and 200 μs over all conditions.

#### *Example Input/Output Configuration*

For example, set GPIO\_CTRL $[7:0] = 0x02$  (DIN = 0x9A02) to set DIO1 as an input and DIO2 as an output. Then, set GPIO\_CTRL[15:8] =  $0x02$  (DIN =  $0x9B02$ ) to set DIO2 in a high output state. Monitor DIO1 by reading GPIO\_CTRL[8]  $DIN = 0x1B00$ ).

#### <span id="page-15-4"></span>**Table 31. MSC\_CTRL Bit Descriptions**



#### <span id="page-15-3"></span>**Table 32. GPIO\_CTRL Bit Descriptions**



#### <span id="page-15-0"></span>**AUTOMATIC SELF TEST**

The MSC\_CTRL bits (see [Table 31\)](#page-15-4) provide an automatic self test function that helps verify the mechanical integrity of the MEMS structure, along with the basic function of the signal processing circuit. When enabled, the self test applies an electrostatic force to MEMS structure, which causes it to move in a manner that simulates its response to actual rotation. Set  $MSC_CTRL[10] = 1$  (DIN = 0x9D04) to run the automatic self test routine, which reports a pass/fail result in DIAG\_STAT[5]. MSC\_CTRL[10] resets itself to 0 after completing this routine. This process takes approximately 245 ms.

#### <span id="page-15-1"></span>**POWER MANAGEMENT**

The SLP\_CTRL register (se[e Table 33\)](#page-15-5) provides two different sleep modes for system level management: normal and timed. Set SLP\_CTRL[7:0] =  $0xFF$  (DIN =  $0xA4FF$ ) to start normal sleep mode. To awaken the device from sleep mode, use one of the following options to restore normal operation: assert CS from high to low, pulse RST low, then high again, or cycle the power. Use SLP\_CTRL[7:0] to put the device into sleep mode for a specified period. For example, SLP\_CTRL[7:0] =  $0x64$  (DIN =  $0xA464$ ) puts th[e ADIS16136](http://www.analog.com/ADIS16136?doc=ADIS16136.pdf) to sleep for 50 sec.

#### <span id="page-15-5"></span>**Table 33. SLP\_CTRL Bit Descriptions**



#### <span id="page-15-2"></span>**STATUS**

The DIAG\_STAT register (see [Table 34\)](#page-15-6) provides error flags for a number of functions. Each flag uses a 1 to indicate an error condition and a 0 to indicate a normal condition. Reading this register provides access to the status of each flag and resets all of the bits to 0 for monitoring future operation. If the error condition remains, the error flag returns to 1 at the conclusion of the next sample cycle. The SPI communication error flag in DIAG\_STAT[3] indicates that the number of SCLKs in a SPI sequence did not equal a multiple of 16 SCLKs.

#### <span id="page-15-6"></span>**Table 34. DIAG\_STAT Bit Descriptions**



#### <span id="page-16-0"></span>**PRODUCT IDENTIFICATION**

The PROD\_ID register (see [Table 35\)](#page-16-2) contains 0x3F08, which is the hexadecimal equivalent of 16,136. The LOT\_ID1, LOT\_ID2, and LOT\_ID3 registers (see [Table 36\)](#page-16-1) provide manufacturing lot information. The SERIAL\_NUM register (see [Table 37\)](#page-16-3) contains a binary number that represents the serial number on the device label and is lot specific.

#### <span id="page-16-2"></span>**Table 35. PROD\_ID Bit Descriptions**

<span id="page-16-1"></span>

<span id="page-16-3"></span>

### <span id="page-17-0"></span>APPLICATIONS INFORMATION **POWER SUPPLY CONSIDERATIONS**

<span id="page-17-1"></span>The [ADIS16136](http://www.analog.com/ADIS16136?doc=ADIS16136.pdf) includes 12 µF of capacitance across the VDD and GND pins. This capacitance presents low input impedance for power supplies that have fast rise times. The internal power regulator waits for a valid input supply voltage, and then goes through a start-up process that draws an elevated current (~400 mA) for approximately 1.5 ms. This transient current occurs approximately 125 ms after VDD reaches a valid level. This regulation circuit also provides a constant power load, which results in a load that has a negative dynamic resistance. [Figure 21](#page-17-3) provides a graphical relationship between the supply current and voltage for systems that need to account for this type of load when designing supply feedback loops.



#### <span id="page-17-3"></span><span id="page-17-2"></span>**PROTOTYPE INTERFACE BOARD**

The [ADIS16IMU1/PCBZ](http://www.analog.com/ADIS16IMU1/PCBZ?doc=ADIS16136.pdf) (sold separately) provides a breakout board function for th[e ADIS16136AMLZ.](http://www.analog.com/ADIS16136AMLZ?doc=ADIS16136.pdf) This interface PCB provides larger connectors than the [ADIS16136AMLZ,](http://www.analog.com/ADIS16136AMLZ?doc=ADIS16136.pdf) which results in a simpler connection with a SPI-compatible processor board. It also provides four tapped M2 holes for attachment of the [ADIS16136AMLZ](http://www.analog.com/ADIS16136AMLZ?doc=ADIS16136.pdf) to the breakout board and four holes (machine screw size M2.5 or No. 4) for mounting the breakout board to a solid structure. J1 is dual-row, 2 mm (pitch) connector that works with 1 mm ribbon cable systems.

[Figure 22](#page-17-4) provides the top level view of the interface board. Install the [ADIS16136AMLZ](http://www.analog.com/ADIS16136AMLZ?doc=ADIS16136.pdf) onto this board using the silk pattern as an orientation guide[. Figure 23](#page-17-5) provides the pin assignments for J1 that match th[e ADIS16136AMLZ](http://www.analog.com/ADIS16136AMLZ?doc=ADIS16136.pdf) pin functions, which are listed i[n Table 5.](#page-5-2) The [ADIS16136](http://www.analog.com/ADIS16136?doc=ADIS16136.pdf) does not require external capacitors for normal operation; therefore, the interface printed circuit board (PCB) does not use the C1 and C2 pads.



<span id="page-17-4"></span>*Figure 22. Physical Diagram for th[e ADIS16IMU1/PCBZ](http://www.analog.com/ADIS16IMU1/PCBZ?doc=ADIS16136.pdf)*

J1						
<b>RST</b>	1	$\mathbf{2}$	<b>SCLK</b>			
$\overline{\text{cs}}$	3		<b>DOUT</b>			
<b>DNC</b>	5	6	DIN			
GND	$\overline{7}$	8	<b>GND</b>			
<b>GND</b>	9	10	VDD			
VDD	11	12	VDD			
DIO1	13	14	DIO <sub>2</sub>			
DIO3	15	16	DIO <sub>4</sub>	0249-021		

<span id="page-17-5"></span>*Figure 23. J1 Pin Assignments*

### Data Sheet **ADIS16136**

10249-023

D<sub>23</sub>

#### <span id="page-18-0"></span>**INSTALLATION TIPS**

[Figure 24](#page-18-1) an[d Figure 25](#page-18-2) provide the mechanical design information used for th[e ADIS16IMU1/PCBZ.](http://www.analog.com/ADIS16IMU1/PCBZ?doc=ADIS16136.pdf) Use these figures when implementing a connector-down approach, where the mating connector and the [ADIS16136AMLZ](http://www.analog.com/ADIS16136AMLZ?doc=ADIS16136.pdf) are on the same surface. When designing a connector-up system, use the mounting holes shown i[n Figure 24](#page-18-1) as a guide in designing the bulkhead mounting system, and us[e Figure 25](#page-18-2) as a guide in developing the mating connector interface on a flexible circuit or other connector system. The mating connector pattern in [Figure 25](#page-18-2) assumes the use of the Samtec CLM-112-02 series of connectors.



<span id="page-18-1"></span>

<span id="page-18-2"></span>*Figure 25. Suggested Layout and Mechanical Design for the Mating Connector*